{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,3,18]],"date-time":"2026-03-18T14:23:00Z","timestamp":1773843780585,"version":"3.50.1"},"publisher-location":"New York, NY, USA","reference-count":44,"publisher":"ACM","license":[{"start":{"date-parts":[[2025,1,20]],"date-time":"2025-01-20T00:00:00Z","timestamp":1737331200000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/creativecommons.org\/licenses\/by-nc-nd\/4.0\/"}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2025,1,20]]},"DOI":"10.1145\/3658617.3697575","type":"proceedings-article","created":{"date-parts":[[2025,3,4]],"date-time":"2025-03-04T14:32:21Z","timestamp":1741098741000},"page":"1216-1222","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":1,"title":["A Novel Mixed-Signal Flash-based Finite Impulse Response (FFIR) Filter for IoT Applications"],"prefix":"10.1145","author":[{"ORCID":"https:\/\/orcid.org\/0000-0002-1640-1998","authenticated-orcid":false,"given":"Cheng-Yen","family":"Lee","sequence":"first","affiliation":[{"name":"Texas A&M Univ., College Station, USA"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0001-7134-9929","authenticated-orcid":false,"given":"Sunil P.","family":"Khatri","sequence":"additional","affiliation":[{"name":"Texas A&M Univ., College Station, USA"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-6808-5886","authenticated-orcid":false,"given":"Ali","family":"Ghrayeb","sequence":"additional","affiliation":[{"name":"Texas A&M Univ. at Qatar, Doha, Qatar"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"320","published-online":{"date-parts":[[2025,3,4]]},"reference":[{"issue":"6","key":"e_1_3_2_1_1_1","doi-asserted-by":"crossref","first-page":"697","DOI":"10.1109\/TCT.1973.1083764","article-title":"A unified approach to the design of optimum FIR linear-phase digital filters","volume":"20","author":"McClellan J.","year":"1973","unstructured":"J. McClellan and T. Parks, \"A unified approach to the design of optimum FIR linear-phase digital filters,\" IEEE Transactions on Circuit Theory, vol. 20, no. 6, pp. 697--701, 1973.","journal-title":"IEEE Transactions on Circuit Theory"},{"issue":"2","key":"e_1_3_2_1_2_1","doi-asserted-by":"crossref","first-page":"362","DOI":"10.1109\/TASSP.1984.1164326","article-title":"A new structure for narrow transition band, lowpass digital filter design","volume":"32","author":"Jing Z.","year":"1984","unstructured":"Z. Jing and A. Fam, \"A new structure for narrow transition band, lowpass digital filter design,\" IEEE Transactions on Acoustics, Speech, and Signal Processing, vol. 32, no. 2, pp. 362--370, 1984.","journal-title":"IEEE Transactions on Acoustics, Speech, and Signal Processing"},{"key":"e_1_3_2_1_3_1","doi-asserted-by":"crossref","unstructured":"T. Miyata T. Natori and N. Aikawa \"A design method for linear phase fir filters with multiple variable factors in the stopband and specified high attenuation \" in IECON 2019 - 45th Annual Conference of the IEEE Industrial Electronics Society vol. 1 2019 pp. 43--47.","DOI":"10.1109\/IECON.2019.8926763"},{"key":"e_1_3_2_1_4_1","first-page":"1","volume-title":"Shen et al., \"A Power-Efficient 13-Tap FIR filter and an IIR Filter Embedded in a 10-bit SAR ADC,\" in 2020 IEEE Asian Solid-State Circuits Conference (A-SSCC)","author":"Xin X.","year":"2020","unstructured":"X. Xin, L. Shen et al., \"A Power-Efficient 13-Tap FIR filter and an IIR Filter Embedded in a 10-bit SAR ADC,\" in 2020 IEEE Asian Solid-State Circuits Conference (A-SSCC), 2020, pp. 1--4."},{"key":"e_1_3_2_1_5_1","doi-asserted-by":"crossref","unstructured":"P. Harpe \"A 0.0013mm2 10b 10MS\/s SAR ADC with a 0.0048mm2 42dB-rejection passive FIR filter \" in 2018 IEEE Custom Integrated Circuits Conference (CICC) 2018 pp. 1--4.","DOI":"10.1109\/CICC.2018.8357059"},{"key":"e_1_3_2_1_6_1","doi-asserted-by":"crossref","first-page":"74","DOI":"10.1109\/LSSC.2024.3361380","article-title":"A Low-Power Highly Reconfigurable Analog FIR Filter With 11-Bit Charge-Domain DAC for Narrowband Receivers","volume":"7","author":"Tseng C.-W.","year":"2024","unstructured":"C.-W. Tseng, et al., \"A Low-Power Highly Reconfigurable Analog FIR Filter With 11-Bit Charge-Domain DAC for Narrowband Receivers,\" IEEE Solid-State Circuits Letters, vol. 7, pp. 74--77, 2024.","journal-title":"IEEE Solid-State Circuits Letters"},{"issue":"7","key":"e_1_3_2_1_7_1","doi-asserted-by":"crossref","first-page":"1785","DOI":"10.1109\/JSSC.2020.2987731","article-title":"Low-Power Highly Selective Channel Filtering Using a Transconductor-Capacitor Analog FIR","volume":"55","author":"Thijssen B. J.","year":"2020","unstructured":"B. J. Thijssen et al., \"Low-Power Highly Selective Channel Filtering Using a Transconductor-Capacitor Analog FIR,\" IEEE Journal of Solid-State Circuits, vol. 55, no. 7, pp. 1785--1795, 2020.","journal-title":"IEEE Journal of Solid-State Circuits"},{"key":"e_1_3_2_1_8_1","doi-asserted-by":"publisher","DOI":"10.1109\/TED.2015.2486802"},{"key":"e_1_3_2_1_9_1","first-page":"1","volume-title":"2020 IEEE International Memory Workshop (IMW)","author":"Hayashikoshi M.","year":"2020","unstructured":"M. Hayashikoshi et al., \"Processing In-Memory Architecture with On-Chip Transfer Learning Function for Compensating Characteristic Variation,\" in 2020 IEEE International Memory Workshop (IMW), 2020, pp. 1--4."},{"key":"e_1_3_2_1_10_1","first-page":"1","volume-title":"Flash Based In-Memory Multiply-Accumulate Realisation: A Theoretical Study,\" in 2020 IEEE International Symposium on Circuits and Systems (ISCAS)","author":"Balagopal S. A.","year":"2020","unstructured":"S. A. Balagopal and J. Viraraghavan, \"Flash Based In-Memory Multiply-Accumulate Realisation: A Theoretical Study,\" in 2020 IEEE International Symposium on Circuits and Systems (ISCAS), 2020, pp. 1--5."},{"key":"e_1_3_2_1_11_1","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2021.3061521"},{"key":"e_1_3_2_1_12_1","first-page":"1","volume-title":"ReFACE: Efficient Design Methodology for Acceleration of Digital Filter Implementations,\" in 2022 23rd International Symposium on Quality Electronic Design (ISQED)","author":"Roohi A.","year":"2022","unstructured":"A. Roohi et al., \"ReFACE: Efficient Design Methodology for Acceleration of Digital Filter Implementations,\" in 2022 23rd International Symposium on Quality Electronic Design (ISQED), 2022, pp. 1--6."},{"key":"e_1_3_2_1_13_1","doi-asserted-by":"publisher","DOI":"10.1109\/JPROC.2003.811702"},{"issue":"781","key":"e_1_3_2_1_14_1","first-page":"173","article-title":"Electron Emission in Intense Electric Fields","volume":"119","author":"Fowler R.","year":"1928","unstructured":"R. Fowler and L. Nordheim, \"Electron Emission in Intense Electric Fields,\" Proceedings of the Royal Society of London. Series A, Containing Papers of a Mathematical and Physical Character, vol. 119, no. 781, pp. 173--181, May 1928.","journal-title":"Proceedings of the Royal Society of London. Series A, Containing Papers of a Mathematical and Physical Character"},{"key":"e_1_3_2_1_15_1","doi-asserted-by":"publisher","DOI":"10.1109\/16.8794"},{"key":"e_1_3_2_1_16_1","doi-asserted-by":"publisher","DOI":"10.1109\/4.475701"},{"key":"e_1_3_2_1_17_1","first-page":"877","volume-title":"IEEE International Electron Devices Meeting","author":"Molas G.","year":"2004","unstructured":"G. Molas et al., \"Impact of few electron phenomena on floating-gate memory reliability,\" in IEDM Technical Digest. IEEE International Electron Devices Meeting, 2004, pp. 877--880."},{"key":"e_1_3_2_1_18_1","first-page":"160","volume-title":"Proceedings of the 2007 International Conference on Compilers, Architecture, and Synthesis for Embedded Systems, ser. CASES '07","author":"Jung D.","year":"2007","unstructured":"D. Jung et al., \"A Group-Based Wear-Leveling Algorithm for Large-Capacity Flash Memory Storage Systems,\" in Proceedings of the 2007 International Conference on Compilers, Architecture, and Synthesis for Embedded Systems, ser. CASES '07, 2007, p. 160--164."},{"key":"e_1_3_2_1_19_1","volume-title":"Write Endurance in Flash Drives: Measurements and Analysis,\" in Proceedings of the 8th USENIX Conference on File and Storage Technologies","author":"Boboila S.","year":"2010","unstructured":"S. Boboila and P. Desnoyers, \"Write Endurance in Flash Drives: Measurements and Analysis,\" in Proceedings of the 8th USENIX Conference on File and Storage Technologies, 2010, p. 9."},{"key":"e_1_3_2_1_20_1","first-page":"109","volume-title":"Implementing low power digital circuits using flash devices,\" in 2016 IEEE 34th International Conference on Computer Design (ICCD)","author":"Abusultan M.","year":"2016","unstructured":"M. Abusultan and S. P. Khatri, \"Implementing low power digital circuits using flash devices,\" in 2016 IEEE 34th International Conference on Computer Design (ICCD), 2016, pp. 109--116."},{"key":"e_1_3_2_1_21_1","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2022.3164995"},{"key":"e_1_3_2_1_22_1","doi-asserted-by":"crossref","first-page":"719","DOI":"10.1109\/ISVLSI.2016.83","volume-title":"Floating Gate Transistor-Based Circuit Design Approach,\" in 2016 IEEE Computer Society Annual Symposium on VLSI (ISVLSI)","author":"Abusultan M.","year":"2016","unstructured":"M. Abusultan and S. P. Khatri, \"A Ternary-Valued, Floating Gate Transistor-Based Circuit Design Approach,\" in 2016 IEEE Computer Society Annual Symposium on VLSI (ISVLSI), 2016, pp. 719--724."},{"key":"e_1_3_2_1_23_1","first-page":"433","volume-title":"A Configurable BNN ASIC using a Network of Programmable Threshold Logic Standard Cells,\" in 2020 IEEE 38th International Conference on Computer Design (ICCD)","author":"Wagle A.","year":"2020","unstructured":"A. Wagle, S. Khatri, and S. Vrudhula, \"A Configurable BNN ASIC using a Network of Programmable Threshold Logic Standard Cells,\" in 2020 IEEE 38th International Conference on Computer Design (ICCD), 2020, pp. 433--440."},{"key":"e_1_3_2_1_24_1","first-page":"1","volume-title":"A flash-based digital circuit design flow,\" in 2016 IEEE\/ACM International Conference on Computer-Aided Design (ICCAD)","author":"Abusultan M.","year":"2016","unstructured":"M. Abusultan and S. P. Khatri, \"A flash-based digital circuit design flow,\" in 2016 IEEE\/ACM International Conference on Computer-Aided Design (ICCAD), 2016, pp. 1--6."},{"key":"e_1_3_2_1_25_1","doi-asserted-by":"crossref","first-page":"41","DOI":"10.1145\/3060403.3060452","volume-title":"GLSVLSI '17","author":"Abusultan M.","year":"2017","unstructured":"M. Abusultan and S. P. Khatri, \"Design of a Flash-Based Circuit for Multi-Valued Logic,\" in Proceedings of the on Great Lakes Symposium on VLSI 2017, ser. GLSVLSI '17, 2017, p. 41--46."},{"key":"e_1_3_2_1_26_1","first-page":"1029","volume-title":"Automation & Test in Europe Conference & Exhibition (DATE)","author":"Scott K. R.","year":"2022","unstructured":"K. R. Scott et al., \"A Flash-based Current-mode IC to Realize Quantized Neural Networks,\" in 2022 Design, Automation & Test in Europe Conference & Exhibition (DATE), 2022, pp. 1029--1034."},{"key":"e_1_3_2_1_27_1","first-page":"1","volume-title":"Model-based high-precision tuning of NOR flash memory cells for analog computing applications,\" in 2016 74th Annual Device Research Conference (DRC)","author":"Bayat F. M.","year":"2016","unstructured":"F. M. Bayat et al., \"Model-based high-precision tuning of NOR flash memory cells for analog computing applications,\" in 2016 74th Annual Device Research Conference (DRC), 2016, pp. 1--2."},{"key":"e_1_3_2_1_28_1","first-page":"1","volume-title":"Externally Digital Vector-Matrix Multiplier Based on NOR Flash Memory Technology,\" in 2018 55th ACM\/ESDA\/IEEE Design Automation Conference (DAC)","author":"Mahmoodi M. R.","year":"2018","unstructured":"M. R. Mahmoodi and D. Strukov, \"An Ultra-Low Energy Internally Analog, Externally Digital Vector-Matrix Multiplier Based on NOR Flash Memory Technology,\" in 2018 55th ACM\/ESDA\/IEEE Design Automation Conference (DAC), 2018, pp. 1--6."},{"key":"e_1_3_2_1_29_1","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2023.3317414"},{"key":"e_1_3_2_1_30_1","first-page":"550","volume-title":"Threshold Logic in a Flash,\" in 2019 IEEE 37th International Conference on Computer Design (ICCD)","author":"Wagle A.","year":"2019","unstructured":"A. Wagle et al., \"Threshold Logic in a Flash,\" in 2019 IEEE 37th International Conference on Computer Design (ICCD), 2019, pp. 550--558."},{"key":"e_1_3_2_1_31_1","first-page":"1","volume-title":"A Flash-based Digital to Analog Converter for Low Power Applications,\" in 2022 IEEE 40th International Conference on Computer Design (ICCD)","author":"Scott K. R.","year":"2022","unstructured":"K. R. Scott and S. P. Khatri, \"A Flash-based Digital to Analog Converter for Low Power Applications,\" in 2022 IEEE 40th International Conference on Computer Design (ICCD), 2022, pp. 1--8."},{"key":"e_1_3_2_1_32_1","doi-asserted-by":"publisher","DOI":"10.1109\/MSSC.2017.2771102"},{"key":"e_1_3_2_1_33_1","doi-asserted-by":"crossref","first-page":"1584","DOI":"10.1109\/ISCAS.1989.100663","article-title":"Switched currents-a new technique for analog sampled-data signal processing","author":"Hughes J.","year":"1989","unstructured":"J. Hughes, N. Bird, and I. Macbeth, \"Switched currents-a new technique for analog sampled-data signal processing,\" in IEEE International Symposium on Circuits and Systems,, 1989, pp. 1584--1587 vol.3.","journal-title":"IEEE International Symposium on Circuits and Systems"},{"issue":"2","key":"e_1_3_2_1_34_1","doi-asserted-by":"crossref","first-page":"132","DOI":"10.1109\/LED.2014.2377774","article-title":"First Detection of Single-Electron Charging of the Floating Gate of NAND Flash Memory Cells","volume":"36","author":"Compagnoni M.","year":"2015","unstructured":"M. Compagnoni et al., \"First Detection of Single-Electron Charging of the Floating Gate of NAND Flash Memory Cells,\" IEEE Electron Device Letters, vol. 36, no. 2, pp. 132--134, 2015.","journal-title":"IEEE Electron Device Letters"},{"key":"e_1_3_2_1_35_1","first-page":"14.8.1","volume-title":"A single-electron analysis of NAND flash memory programming,\" in 2015 IEEE International Electron Devices Meeting (IEDM)","author":"Nicosia G.","year":"2015","unstructured":"G. Nicosia et al., \"A single-electron analysis of NAND flash memory programming,\" in 2015 IEEE International Electron Devices Meeting (IEDM), 2015, pp. 14.8.1--14.8.4."},{"key":"e_1_3_2_1_36_1","unstructured":"\"Synopsys Website.\" [Online]. Available: https:\/\/www.synopsys.com\/"},{"key":"e_1_3_2_1_37_1","unstructured":"\"PTM Website.\" [Online]. Available: http:\/\/ptm.asu.edu\/"},{"key":"e_1_3_2_1_38_1","first-page":"109","volume-title":"Implementing low power digital circuits using flash devices,\" in 2016 IEEE 34th International Conference on Computer Design (ICCD)","author":"Abusultan M.","year":"2016","unstructured":"M. Abusultan and S. P. Khatri, \"Implementing low power digital circuits using flash devices,\" in 2016 IEEE 34th International Conference on Computer Design (ICCD), 2016, pp. 109--116."},{"key":"e_1_3_2_1_39_1","volume-title":"Massachusetts: The MathWorks Inc","author":"Natick AB.","year":"2022","unstructured":"MATLAB. Natick, Massachusetts: The MathWorks Inc., 2022."},{"issue":"1","key":"e_1_3_2_1_40_1","doi-asserted-by":"crossref","first-page":"196","DOI":"10.1109\/TSM.2008.2011182","article-title":"Rigorous Extraction of Process Variations for 65-nm CMOS Design","volume":"22","author":"Zhao W.","year":"2009","unstructured":"W. Zhao et al., \"Rigorous Extraction of Process Variations for 65-nm CMOS Design,\" IEEE Transactions on Semiconductor Manufacturing, vol. 22, no. 1, pp. 196--203, 2009.","journal-title":"IEEE Transactions on Semiconductor Manufacturing"},{"issue":"4","key":"e_1_3_2_1_41_1","first-page":"5","article-title":"High-performance CMOS variability in the 65-nm regime and beyond","volume":"50","author":"Bernstein K.","year":"2006","unstructured":"K. Bernstein et al., \"High-performance CMOS variability in the 65-nm regime and beyond,\" IBM Journal of Research and Development, vol. 50, no. 4.5, pp. 433--449, 2006.","journal-title":"IBM Journal of Research and Development"},{"issue":"2","key":"e_1_3_2_1_42_1","article-title":"Managing Process Variation in Intel's 45nm CMOS Technology","volume":"12","author":"Kuhn K.","year":"2008","unstructured":"K. Kuhn et al., \"Managing Process Variation in Intel's 45nm CMOS Technology.\" Intel Technology Journal, vol. 12, no. 2, 2008.","journal-title":"Intel Technology Journal"},{"key":"e_1_3_2_1_43_1","volume-title":"segmented current steering digital to analog converter","author":"Bittle C. C.","year":"2000","unstructured":"C. C. Bittle, \"Linearity and monotonicity of a 10-bit, 125 MHz, segmented current steering digital to analog converter,\" 2000."},{"key":"e_1_3_2_1_44_1","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2015.2408332"}],"event":{"name":"ASPDAC '25: 30th Asia and South Pacific Design Automation Conference","location":"Tokyo Japan","acronym":"ASPDAC '25","sponsor":["SIGDA ACM Special Interest Group on Design Automation","IEICE","IPSJ","IEEE CAS","IEEE CEDA"]},"container-title":["Proceedings of the 30th Asia and South Pacific Design Automation Conference"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3658617.3697575","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/3658617.3697575","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,18]],"date-time":"2025-06-18T23:44:19Z","timestamp":1750290259000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3658617.3697575"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2025,1,20]]},"references-count":44,"alternative-id":["10.1145\/3658617.3697575","10.1145\/3658617"],"URL":"https:\/\/doi.org\/10.1145\/3658617.3697575","relation":{},"subject":[],"published":{"date-parts":[[2025,1,20]]},"assertion":[{"value":"2025-03-04","order":3,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}