{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,6,19]],"date-time":"2025-06-19T05:00:29Z","timestamp":1750309229283,"version":"3.41.0"},"publisher-location":"New York, NY, USA","reference-count":14,"publisher":"ACM","license":[{"start":{"date-parts":[[2025,1,20]],"date-time":"2025-01-20T00:00:00Z","timestamp":1737331200000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2025,1,20]]},"DOI":"10.1145\/3658617.3697577","type":"proceedings-article","created":{"date-parts":[[2025,3,4]],"date-time":"2025-03-04T14:32:21Z","timestamp":1741098741000},"page":"1223-1229","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":0,"title":["TRIFP-DCIM: A Toggle-Rate-Immune Floating-point Digital Compute-in-Memory Design with Adaptive-Asymmetric Compute-Tree"],"prefix":"10.1145","author":[{"ORCID":"https:\/\/orcid.org\/0009-0007-8354-6103","authenticated-orcid":false,"given":"Xing","family":"Wang","sequence":"first","affiliation":[{"name":"Southeast University, Nanjing, China"}]},{"ORCID":"https:\/\/orcid.org\/0009-0005-7428-2412","authenticated-orcid":false,"given":"Tianhui","family":"Jiao","sequence":"additional","affiliation":[{"name":"Southeast University, Nanjing, China"}]},{"ORCID":"https:\/\/orcid.org\/0009-0007-9356-310X","authenticated-orcid":false,"given":"Shaochen","family":"Li","sequence":"additional","affiliation":[{"name":"Southeast University, Nanjing, China"}]},{"ORCID":"https:\/\/orcid.org\/0009-0009-2400-1327","authenticated-orcid":false,"given":"Yuchen","family":"Ma","sequence":"additional","affiliation":[{"name":"Southeast University, Nanjing, China"}]},{"ORCID":"https:\/\/orcid.org\/0009-0004-4338-2130","authenticated-orcid":false,"given":"Zhican","family":"Zhang","sequence":"additional","affiliation":[{"name":"Southeast University, Nanjing, China"}]},{"ORCID":"https:\/\/orcid.org\/0009-0004-1247-8463","authenticated-orcid":false,"given":"Zhichao","family":"Liu","sequence":"additional","affiliation":[{"name":"Southeast University, Nanjing, China"}]},{"ORCID":"https:\/\/orcid.org\/0009-0009-0119-5966","authenticated-orcid":false,"given":"Xi","family":"Chen","sequence":"additional","affiliation":[{"name":"Southeast University, Nanjing, China"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-4993-0087","authenticated-orcid":false,"given":"Xin","family":"Si","sequence":"additional","affiliation":[{"name":"Southeast University, Nanjing, China"}]}],"member":"320","published-online":{"date-parts":[[2025,3,4]]},"reference":[{"key":"e_1_3_2_1_1_1","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2014.6757323"},{"key":"e_1_3_2_1_2_1","first-page":"1","volume-title":"2021 IEEE 14th International Conference on ASIC (ASICON)","author":"Xin","year":"2021","unstructured":"Xin Si et al. Challenge and trend of sram based computation-in-memory circuits for ai edge devices. In 2021 IEEE 14th International Conference on ASIC (ASICON), pages 1--4, 2021."},{"key":"e_1_3_2_1_3_1","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2021.3073254"},{"key":"e_1_3_2_1_4_1","first-page":"250","volume-title":"2021 IEEE International Solid-State Circuits Conference (ISSCC)","volume":"64","author":"Jian-Wei","year":"2021","unstructured":"Jian-Wei Su et al. 16.3 a 28nm 384kb 6t-sram computation-in-memory macro with 8b precision for ai edge chips. In 2021 IEEE International Solid-State Circuits Conference (ISSCC), volume 64, pages 250--252, 2021."},{"key":"e_1_3_2_1_5_1","first-page":"252","volume-title":"2021 IEEE International Solid-State Circuits Conference (ISSCC)","volume":"64","author":"Yu-Der","year":"2021","unstructured":"Yu-Der Chih et al. 16.4 an 89tops\/w and 16.3tops\/mm2 all-digital sram-based full-precision compute-in memory macro in 22nm for machine-learning edge applications. In 2021 IEEE International Solid-State Circuits Conference (ISSCC), volume 64, pages 252--254, 2021."},{"key":"e_1_3_2_1_6_1","first-page":"1","volume-title":"2022 IEEE International Solid-State Circuits Conference (ISSCC)","volume":"65","author":"Hidehiro","year":"2022","unstructured":"Hidehiro Fujiwara et al. A 5-nm 254-tops\/w 221-tops\/mm2 fully-digital computing-in-memory macro supporting wide-range dynamic-voltage-frequency scaling and simultaneous mac and write operations. In 2022 IEEE International Solid-State Circuits Conference (ISSCC), volume 65, pages 1--3, 2022."},{"key":"e_1_3_2_1_7_1","first-page":"128","volume-title":"2023 IEEE International Solid-State Circuits Conference (ISSCC)","author":"An","year":"2023","unstructured":"An Guo et al. A 28nm 64-kb 31.6-tflops\/w digital-domain floating-point-computing-unit and double-bit 6t-sram computing-in-memory macro for floatingpoint cnns. In 2023 IEEE International Solid-State Circuits Conference (ISSCC), pages 128--130, 2023."},{"key":"e_1_3_2_1_8_1","first-page":"126","volume-title":"2023 IEEE International Solid-State Circuits Conference (ISSCC)","author":"Ping-Chun","year":"2023","unstructured":"Ping-Chun Wu et al. A 22nm 832kb hybrid-domain floating-point sram in-memory-compute macro with 16.2-70.2tflops\/w for high-accuracy ai-edge devices. In 2023 IEEE International Solid-State Circuits Conference (ISSCC), pages 126--128, 2023."},{"key":"e_1_3_2_1_9_1","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2022.3148273"},{"key":"e_1_3_2_1_10_1","first-page":"1","volume-title":"2023 IEEE International Solid-State Circuits Conference (ISSCC)","author":"Jinshan","year":"2023","unstructured":"Jinshan Yue et al. A 28nm 16.9-300tops\/w computing-in-memory processor supporting floating-point nn inference\/training with intensive-cim sparse-digital architecture. In 2023 IEEE International Solid-State Circuits Conference (ISSCC), pages 1--3, 2023."},{"key":"e_1_3_2_1_11_1","first-page":"132","volume-title":"2023 IEEE International Solid-State Circuits Conference (ISSCC)","author":"Haruki","year":"2023","unstructured":"Haruki Mori et al. A 4nm 6163-tops\/w\/b 4790 - TOPS\/mm2\/b sram based digital-computing-in-memory macro supporting bit-width flexibility and simultaneous mac and weight update. In 2023 IEEE International Solid-State Circuits Conference (ISSCC), pages 132--134, 2023."},{"key":"e_1_3_2_1_12_1","first-page":"130","volume-title":"2023 IEEE International Solid-State Circuits Conference (ISSCC)","author":"Yifan","year":"2023","unstructured":"Yifan He et al. 7.3 a 28nm 38-to-102-tops\/w 8b multiply-less approximate digital sram compute-in-memory macro for neural-network inference. In 2023 IEEE International Solid-State Circuits Conference (ISSCC), pages 130--132, 2023."},{"key":"e_1_3_2_1_13_1","first-page":"24","volume-title":"2022 IEEE Symposium on VLSI Technology and Circuits (VLSI Technology and Circuits)","author":"Chia-Fu","year":"2022","unstructured":"Chia-Fu Lee et al. A 12nm 121-tops\/w 41.6-tops\/mm2 all digital full precision sram-based compute-in-memory with configurable bit-width for ai edge applications. In 2022 IEEE Symposium on VLSI Technology and Circuits (VLSI Technology and Circuits), pages 24--25, 2022."},{"key":"e_1_3_2_1_14_1","first-page":"739","volume-title":"2021 58th ACM\/IEEE Design Automation Conference (DAC)","author":"Kyeongho","year":"2021","unstructured":"Kyeongho Lee et al. A charge-sharing based 8t sram in-memory computing for edge dnn acceleration. In 2021 58th ACM\/IEEE Design Automation Conference (DAC), pages 739--744, 2021."}],"event":{"name":"ASPDAC '25: 30th Asia and South Pacific Design Automation Conference","sponsor":["SIGDA ACM Special Interest Group on Design Automation","IEICE","IPSJ","IEEE CAS","IEEE CEDA"],"location":"Tokyo Japan","acronym":"ASPDAC '25"},"container-title":["Proceedings of the 30th Asia and South Pacific Design Automation Conference"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3658617.3697577","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/3658617.3697577","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,18]],"date-time":"2025-06-18T23:44:19Z","timestamp":1750290259000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3658617.3697577"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2025,1,20]]},"references-count":14,"alternative-id":["10.1145\/3658617.3697577","10.1145\/3658617"],"URL":"https:\/\/doi.org\/10.1145\/3658617.3697577","relation":{},"subject":[],"published":{"date-parts":[[2025,1,20]]},"assertion":[{"value":"2025-03-04","order":3,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}