{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,2,26]],"date-time":"2026-02-26T15:25:23Z","timestamp":1772119523105,"version":"3.50.1"},"publisher-location":"New York, NY, USA","reference-count":18,"publisher":"ACM","license":[{"start":{"date-parts":[[2025,1,20]],"date-time":"2025-01-20T00:00:00Z","timestamp":1737331200000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"funder":[{"name":"Beijing Natural Science Foundation","award":["L223004"],"award-info":[{"award-number":["L223004"]}]},{"name":"Natural Science Foundation of China","award":["62274008"],"award-info":[{"award-number":["62274008"]}]}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2025,1,20]]},"DOI":"10.1145\/3658617.3697580","type":"proceedings-article","created":{"date-parts":[[2025,3,4]],"date-time":"2025-03-04T14:32:21Z","timestamp":1741098741000},"page":"663-668","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":3,"title":["A 24.65 TOPS\/W@INT8 Hybrid Analog-Digital Multi-core SRAM CIM Macro with Optimal Weight Dividing and Resource Allocation Strategies"],"prefix":"10.1145","author":[{"ORCID":"https:\/\/orcid.org\/0009-0001-2992-1845","authenticated-orcid":false,"given":"Yitong","family":"Zhou","sequence":"first","affiliation":[{"name":"Beihang Univ., Beijing, China"}]},{"ORCID":"https:\/\/orcid.org\/0009-0002-2949-3577","authenticated-orcid":false,"given":"Wente","family":"Yi","sequence":"additional","affiliation":[{"name":"Beihang Univ., Beijing, China"}]},{"ORCID":"https:\/\/orcid.org\/0009-0001-8925-3455","authenticated-orcid":false,"given":"Sifan","family":"Sun","sequence":"additional","affiliation":[{"name":"Beihang Univ., Beijing, China"}]},{"ORCID":"https:\/\/orcid.org\/0009-0006-3669-3402","authenticated-orcid":false,"given":"Wenjia","family":"Wang","sequence":"additional","affiliation":[{"name":"Beihang Univ., Beijing, China"}]},{"ORCID":"https:\/\/orcid.org\/0000-0001-9369-0327","authenticated-orcid":false,"given":"Jinyu","family":"Bai","sequence":"additional","affiliation":[{"name":"Beihang Univ., Beijing, China"}]},{"ORCID":"https:\/\/orcid.org\/0000-0001-9262-3106","authenticated-orcid":false,"given":"He","family":"Zhang","sequence":"additional","affiliation":[{"name":"Beihang Univ., Beijing, China"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-3169-6034","authenticated-orcid":false,"given":"Wang","family":"Kang","sequence":"additional","affiliation":[{"name":"Beihang Univ., Beijing, China"}]}],"member":"320","published-online":{"date-parts":[[2025,3,4]]},"reference":[{"key":"e_1_3_2_1_1_1","doi-asserted-by":"crossref","unstructured":"Lee et al. 2021. A Charge-Domain Scalable-Weight In-Memory Computing Macro With Dual-SRAM Architecture for Precision-Scalable DNN Accelerators. IEEE TCASI 68-8 (2021).","DOI":"10.1109\/TCSI.2021.3080042"},{"key":"e_1_3_2_1_2_1","volume-title":"A treatise on magnetism and electricity","author":"Gray","year":"1899","unstructured":"A. Gray. 1899. A treatise on magnetism and electricity. Macmillan and Co., Limited ; (1899)."},{"key":"e_1_3_2_1_3_1","doi-asserted-by":"crossref","unstructured":"Yang et al. 2020. ReTransformer: ReRAM-based processing-in-memory architecture for transformer acceleration. ACM (2020).","DOI":"10.1145\/3400302.3415640"},{"key":"e_1_3_2_1_4_1","first-page":"1888","article-title":"C3SRAM: An In-Memory-Computing SRAM Macro Based on Robust Capacitive Coupling Computing Mechanism","volume":"55","year":"2020","unstructured":"Jiang et al. 2020. C3SRAM: An In-Memory-Computing SRAM Macro Based on Robust Capacitive Coupling Computing Mechanism. IEEE JSSC 55, 7 (2020), 1888--1897.","journal-title":"IEEE JSSC"},{"key":"e_1_3_2_1_5_1","doi-asserted-by":"crossref","unstructured":"Lin et al. 2021. Two-Direction In-Memory Computing Based on 10T SRAM With Horizontal and Vertical Decoupled Read Ports. IEEE JSSC 56--9 (2021).","DOI":"10.1109\/JSSC.2021.3061260"},{"key":"e_1_3_2_1_6_1","doi-asserted-by":"crossref","unstructured":"Zhang et al. 2022. CP-SRAM: charge-pulsation SRAM marco for ultra-high energy-efficiency computing-in-memory. DAC 109--114.","DOI":"10.1145\/3489517.3530398"},{"key":"e_1_3_2_1_7_1","first-page":"1","article-title":"XNOR-SRAM: In-Memory Computing SRAM Macro for Binary\/Ternary Deep Neural Networks","volume":"99","year":"2020","unstructured":"Yin et al. 2020. XNOR-SRAM: In-Memory Computing SRAM Macro for Binary\/Ternary Deep Neural Networks. IEEE JSSC PP, 99 (2020), 1--11.","journal-title":"IEEE JSSC PP"},{"key":"e_1_3_2_1_8_1","doi-asserted-by":"crossref","unstructured":"Biswas et al. 2018. CONV-SRAM: An Energy-Efficient SRAM With In-Memory Dot-Product Computation for Low-Power Convolutional Neural Networks. IEEE JSSC (2018).","DOI":"10.1109\/JSSC.2018.2880918"},{"key":"e_1_3_2_1_9_1","doi-asserted-by":"crossref","unstructured":"Valavi et al. 2019. A 64-Tile 2.4-Mb In-Memory-Computing CNN Accelerator Employing Charge-Domain Compute. IEEE JSSC (2019) 1--11.","DOI":"10.1109\/JSSC.2019.2899730"},{"key":"e_1_3_2_1_10_1","first-page":"1","article-title":"A Programmable Heterogeneous Microprocessor Based on Bit-Scalable In-Memory Computing","volume":"99","year":"2020","unstructured":"Jia et al. 2020. A Programmable Heterogeneous Microprocessor Based on Bit-Scalable In-Memory Computing. IEEE JSSC PP, 99 (2020), 1--1.","journal-title":"IEEE JSSC PP"},{"key":"e_1_3_2_1_11_1","first-page":"252","article-title":"An 89TOPS\/W and 16.3TOPS\/mm2 All-Digital SRAM-Based Full-Precision Compute-In Memory Macro in 22nm for Machine-Learning Edge Applications","volume":"64","year":"2021","unstructured":"Chih et al. 2021. An 89TOPS\/W and 16.3TOPS\/mm2 All-Digital SRAM-Based Full-Precision Compute-In Memory Macro in 22nm for Machine-Learning Edge Applications. ISSCC 64 (2021), 252--254.","journal-title":"ISSCC"},{"key":"e_1_3_2_1_12_1","first-page":"188","article-title":"A 1.041-Mb\/mm2 27.38-TOPS\/W Signed-INT8 Dynamic-Logic-Based ADC-less SRAM Compute-in-Memory Macro in 28nm with Reconfigurable Bitwise Operation for AI and Embedded Applications","volume":"65","year":"2022","unstructured":"Yan et al. 2022. A 1.041-Mb\/mm2 27.38-TOPS\/W Signed-INT8 Dynamic-Logic-Based ADC-less SRAM Compute-in-Memory Macro in 28nm with Reconfigurable Bitwise Operation for AI and Embedded Applications. ISSCC 65 (2022), 188--190.","journal-title":"ISSCC"},{"key":"e_1_3_2_1_13_1","volume-title":"128--130","author":"Ns ISSCC","year":"2023","unstructured":"Guo el al. 2023. A 28nm 64-kb 31.6-TFLOPS\/W Digital-Domain Floating-Point-Computing-Unit and Double-Bit 6T-SRAM Computing-in-Memory Macro for Floating-Point CNNs. ISSCC (2023), 128--130."},{"key":"e_1_3_2_1_14_1","doi-asserted-by":"crossref","unstructured":"He et al. 2023. A 28nm 38-to-102-TOPS\/W 8b Multiply-Less Approximate Digital SRAM Compute-In-Memory Macro for Neural-Network Inference. ISSCC (2023) 130--132.","DOI":"10.1109\/ISSCC42615.2023.10067305"},{"key":"e_1_3_2_1_15_1","first-page":"245","article-title":"A 22nm 4Mb 8b-Precision ReRAM Computing-in-Memory Macro with 11.91 to 195.7TOPS\/W for Tiny AI Edge Devices","volume":"64","year":"2021","unstructured":"Xue et al. 2021. A 22nm 4Mb 8b-Precision ReRAM Computing-in-Memory Macro with 11.91 to 195.7TOPS\/W for Tiny AI Edge Devices. ISSCC 64 (2021), 245--247.","journal-title":"ISSCC"},{"key":"e_1_3_2_1_16_1","first-page":"219","article-title":"An 8b-Precision 8-Mb STT-MRAM Near-Memory-Compute Macro Using Weight-Feature and Input-Sparsity Aware Schemes for Energy-Efficient Edge AI Devices","volume":"59","year":"2024","unstructured":"You et al. 2024. An 8b-Precision 8-Mb STT-MRAM Near-Memory-Compute Macro Using Weight-Feature and Input-Sparsity Aware Schemes for Energy-Efficient Edge AI Devices. IEEE JSSC 59, 1 (2024), 219--230.","journal-title":"IEEE JSSC"},{"key":"e_1_3_2_1_17_1","doi-asserted-by":"crossref","unstructured":"Lee et al. 2020. Bit Parallel 6T SRAM In-memory Computing with Reconfigurable Bit-Precision. DAC (2020) 1--6.","DOI":"10.1109\/DAC18072.2020.9218567"},{"key":"e_1_3_2_1_18_1","first-page":"266","article-title":"DIMC: 2219TOPS\/W 2569F2\/b Digital In-Memory Computing Macro in 28nm Based on Approximate Arithmetic Hardware","volume":"65","year":"2022","unstructured":"Wang et al. 2022. DIMC: 2219TOPS\/W 2569F2\/b Digital In-Memory Computing Macro in 28nm Based on Approximate Arithmetic Hardware. ISSCC 65 (2022), 266--268.","journal-title":"ISSCC"}],"event":{"name":"ASPDAC '25: 30th Asia and South Pacific Design Automation Conference","location":"Tokyo Japan","acronym":"ASPDAC '25","sponsor":["SIGDA ACM Special Interest Group on Design Automation","IEICE","IPSJ","IEEE CAS","IEEE CEDA"]},"container-title":["Proceedings of the 30th Asia and South Pacific Design Automation Conference"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3658617.3697580","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/3658617.3697580","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,18]],"date-time":"2025-06-18T23:44:20Z","timestamp":1750290260000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3658617.3697580"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2025,1,20]]},"references-count":18,"alternative-id":["10.1145\/3658617.3697580","10.1145\/3658617"],"URL":"https:\/\/doi.org\/10.1145\/3658617.3697580","relation":{},"subject":[],"published":{"date-parts":[[2025,1,20]]},"assertion":[{"value":"2025-03-04","order":3,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}