{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,6,5]],"date-time":"2026-06-05T15:54:09Z","timestamp":1780674849747,"version":"3.54.1"},"publisher-location":"New York, NY, USA","reference-count":18,"publisher":"ACM","license":[{"start":{"date-parts":[[2025,1,20]],"date-time":"2025-01-20T00:00:00Z","timestamp":1737331200000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/creativecommons.org\/licenses\/by\/4.0\/"}],"funder":[{"name":"NSFC","award":["U21B2030"],"award-info":[{"award-number":["U21B2030"]}]},{"name":"NSFC","award":["92264204"],"award-info":[{"award-number":["92264204"]}]},{"name":"National Key R&D Program of China","award":["2019YFA0706100"],"award-info":[{"award-number":["2019YFA0706100"]}]}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2025,1,20]]},"DOI":"10.1145\/3658617.3697585","type":"proceedings-article","created":{"date-parts":[[2025,3,4]],"date-time":"2025-03-04T14:32:21Z","timestamp":1741098741000},"page":"100-105","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":6,"title":["DCiROM: A Fully Digital Compute-in-ROM Design Approach to High Energy Efficiency of DNN Inference at Task Level"],"prefix":"10.1145","author":[{"ORCID":"https:\/\/orcid.org\/0009-0005-6493-1386","authenticated-orcid":false,"given":"Tianyi","family":"Yu","sequence":"first","affiliation":[{"name":"Tsinghua Univ., Beijing, China"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0009-0008-2114-4990","authenticated-orcid":false,"given":"Tianyu","family":"Liao","sequence":"additional","affiliation":[{"name":"Tsinghua Univ., Beijing, China"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-6021-3265","authenticated-orcid":false,"given":"Mufeng","family":"Zhou","sequence":"additional","affiliation":[{"name":"Tsinghua Univ., Beijing, China"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0009-0009-8834-3078","authenticated-orcid":false,"given":"Xiaotian","family":"Chu","sequence":"additional","affiliation":[{"name":"Tsinghua Univ., Beijing, China"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0000-0003-1315-9806","authenticated-orcid":false,"given":"Guodong","family":"Yin","sequence":"additional","affiliation":[{"name":"Tsinghua Univ., Beijing, China"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-5076-4645","authenticated-orcid":false,"given":"Mingyen","family":"Lee","sequence":"additional","affiliation":[{"name":"Tsinghua Univ., Beijing, China"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-4892-2309","authenticated-orcid":false,"given":"Yongpan","family":"Liu","sequence":"additional","affiliation":[{"name":"Tsinghua Univ., Beijing, China"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0000-0003-2421-353X","authenticated-orcid":false,"given":"Huazhong","family":"Yang","sequence":"additional","affiliation":[{"name":"Tsinghua Univ., Beijing, China"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-8051-3345","authenticated-orcid":false,"given":"Xueqing","family":"Li","sequence":"additional","affiliation":[{"name":"Tsinghua Univ., Beijing, China"}],"role":[{"vocabulary":"crossref","role":"author"}]}],"member":"320","published-online":{"date-parts":[[2025,3,4]]},"reference":[{"key":"e_1_3_2_1_1_1","doi-asserted-by":"crossref","unstructured":"Samira Pouyanfar et al. 2018. A survey on deep learning: Algorithms techniques and applications. ACM computing surveys (CSUR) 51 5 (2018) 1--36.","DOI":"10.1145\/3234150"},{"key":"e_1_3_2_1_2_1","doi-asserted-by":"publisher","DOI":"10.1145\/216585.216588"},{"key":"e_1_3_2_1_3_1","volume-title":"2024 IEEE International Solid-State Circuits Conference (ISSCC)","volume":"67","author":"Yoshioka Kentaro","year":"2024","unstructured":"Kentaro Yoshioka. 2024. 34.5 A 818-4094TOPS\/W Capacitor-Reconfigured CIM Macro for Unified Acceleration of CNNs and Transformers. In 2024 IEEE International Solid-State Circuits Conference (ISSCC), Vol. 67. IEEE, 574--576."},{"key":"e_1_3_2_1_4_1","volume-title":"2024 IEEE International Solid-State Circuits Conference (ISSCC)","volume":"67","author":"Yuan Yiyang","year":"2024","unstructured":"Yiyang Yuan, Yiming Yang, Zhixian Hou, Jialiang Zhu, et al. 2024. 34.6 A 28nm 72.12 TFLOPS\/W Hybrid-Domain Outer-Product Based Floating-Point SRAM Computing-in-Memory Macro with Logarithm Bit-Width Residual ADC. In 2024 IEEE International Solid-State Circuits Conference (ISSCC), Vol. 67. IEEE, 576--578."},{"key":"e_1_3_2_1_5_1","volume-title":"2024 IEEE Custom Integrated Circuits Conference (CICC). IEEE, 1--2.","author":"Wu Meng","year":"2024","unstructured":"Meng Wu, Wenjie Ren, Peiyu Chen, Ru Huang, Tianyu Jia, et al. 2024. S2D-CIM: A 22nm 128Kb Systolic Digital Compute-in-Memory Macro with Domino Data Path for Flexible Vector Operation and 2-D Weight Update in Edge AI Applications. In 2024 IEEE Custom Integrated Circuits Conference (CICC). IEEE, 1--2."},{"key":"e_1_3_2_1_6_1","volume-title":"2021 IEEE International Solid-State Circuits Conference (ISSCC)","volume":"64","author":"Chih Yu-Der","year":"2021","unstructured":"Yu-Der Chih, Chieh-Pu Lo, Cheng-Han Lu, Haruki Mori, et al. 2021. 16.4 An 89TOPS\/W and 16.3 TOPS\/mm2 all-digital SRAM-based full-precision compute-in memory macro in 22nm for machine-learning edge applications. In 2021 IEEE International Solid-State Circuits Conference (ISSCC), Vol. 64. IEEE, 252--254."},{"key":"e_1_3_2_1_7_1","volume-title":"2024 IEEE Custom Integrated Circuits Conference (CICC). IEEE, 1--2.","author":"G. Yin","year":"2024","unstructured":"G. Yin et al. 2024. A 28nm 8928Kb\/mm2-Weight-Density Hybrid SRAM\/ROM Compute-in-Memory Architecture Reducing> 95% Weight Loading from DRAM. In 2024 IEEE Custom Integrated Circuits Conference (CICC). IEEE, 1--2."},{"key":"e_1_3_2_1_8_1","volume-title":"Proceedings of the 59th ACM\/IEEE Design Automation Conference. 1093--1098","author":"Chen Yiming","year":"2022","unstructured":"Yiming Chen, Xueqing Li, et al. 2022. YOLoC: deploy large-scale neural network by ROM-based computing-in-memory using residual branch on a chip. In Proceedings of the 59th ACM\/IEEE Design Automation Conference. 1093--1098."},{"key":"e_1_3_2_1_9_1","volume-title":"Proceedings of the 41st ICCAD. 1--9.","author":"Yiming","unstructured":"Yiming Chen et al. 2022. Hidden-ROM: A compute-in-ROM architecture to deploy large-scale neural networks on chip with flexible and scalable post-fabrication task transfer capability. In Proceedings of the 41st ICCAD. 1--9."},{"key":"e_1_3_2_1_10_1","unstructured":"Sangjin Kim Zhiyong Li Soyeon Um Wooyoung Jo Hoi-Jun Yoo et al. 2023. DynaPlasia: An eDRAM in-memory computing-based reconfigurable spatial accelerator with triple-mode cell. IEEE Journal of Solid-State Circuits (2023)."},{"key":"e_1_3_2_1_11_1","volume-title":"2022 IEEE International Solid-State Circuits Conference (ISSCC)","volume":"65","author":"Hidehiro","unstructured":"Hidehiro Fujiwara et al. 2022. A 5-nm 254-TOPS\/W 221-TOPS\/mm2 Fully-Digital Computing-in-Memory Macro Supporting Wide-Range Dynamic-Voltage-Frequency Scaling and Simultaneous MAC and Write Operations. In 2022 IEEE International Solid-State Circuits Conference (ISSCC), Vol. 65. 1--3."},{"key":"e_1_3_2_1_12_1","volume-title":"2023 IEEE International Solid-State Circuits Conference (ISSCC). 132--134","author":"Mori Haruki","year":"2023","unstructured":"Haruki Mori, Tsung-Yung Jonathan Chang, et al. 2023. A 4nm 6163-TOPS\/W\/b 4790-TOPS\/mm2\/b SRAM Based Digital-Computing-in-Memory Macro Supporting Bit-Width Flexibility and Simultaneous MAC and Weight Update. In 2023 IEEE International Solid-State Circuits Conference (ISSCC). 132--134."},{"key":"e_1_3_2_1_13_1","volume-title":"2022 IEEE International Solid-State Circuits Conference (ISSCC)","volume":"65","author":"Spetalnick Samuel D","year":"2022","unstructured":"Samuel D Spetalnick, Arijit Raychowdhury, et al. 2022. A 40nm 64kb 26.56 tops\/w 2.37 mb\/mm2 rram binary\/compute-in-memory macro with 4.23 x improvement in density and> 75% use of sensing dynamic range. In 2022 IEEE International Solid-State Circuits Conference (ISSCC), Vol. 65. IEEE, 1--3."},{"key":"e_1_3_2_1_14_1","doi-asserted-by":"crossref","unstructured":"Yen-Cheng Chiu et al. 2022. A 22nm 4Mb STT-MRAM data-encrypted near-memory computation macro with a 192GB\/s read-and-decryption bandwidth and 25.1--55.1 TOPS\/W 8b MAC for AI operations. In 2022 ISSCC. IEEE 178--180.","DOI":"10.1109\/ISSCC42614.2022.9731621"},{"key":"e_1_3_2_1_15_1","volume-title":"2022 IEEE International Solid-State Circuits Conference (ISSCC). IEEE, 1--3.","author":"Win-San","unstructured":"Win-San Khwa et al. 2022. A 40-nm, 2M-cell, 8b-precision, hybrid SLC-MLC PCM computing-in-memory macro with 20.5-65.0 TOPS\/W for tiny-Al edge devices. In 2022 IEEE International Solid-State Circuits Conference (ISSCC). IEEE, 1--3."},{"key":"e_1_3_2_1_16_1","unstructured":"Guodong Yin et al. 2023. Cramming More Weight Data Onto Compute-in-Memory Macros for High Task-Level Energy Efficiency Using Custom ROM With 3984-kb\/mm2 Density in 65-nm CMOS. IEEE Journal of Solid-State Circuits (2023)."},{"key":"e_1_3_2_1_17_1","volume-title":"Lora: Low-rank adaptation of large language models. arXiv preprint arXiv:2106.09685","author":"Hu Edward J","year":"2021","unstructured":"Edward J Hu, Weizhu Chen, et al. 2021. Lora: Low-rank adaptation of large language models. arXiv preprint arXiv:2106.09685 (2021)."},{"key":"e_1_3_2_1_18_1","volume-title":"2014","author":"Horowitz Mark","unstructured":"Mark Horowitz. 2014. 1.1 computing's energy problem (and what we can do about it). In 2014 ISSCC. IEEE, 10--14."}],"event":{"name":"ASPDAC '25: 30th Asia and South Pacific Design Automation Conference","location":"Tokyo Japan","acronym":"ASPDAC '25","sponsor":["SIGDA ACM Special Interest Group on Design Automation","IEICE","IPSJ","IEEE CAS","IEEE CEDA"]},"container-title":["Proceedings of the 30th Asia and South Pacific Design Automation Conference"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3658617.3697585","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/3658617.3697585","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,18]],"date-time":"2025-06-18T23:44:20Z","timestamp":1750290260000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3658617.3697585"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2025,1,20]]},"references-count":18,"alternative-id":["10.1145\/3658617.3697585","10.1145\/3658617"],"URL":"https:\/\/doi.org\/10.1145\/3658617.3697585","relation":{},"subject":[],"published":{"date-parts":[[2025,1,20]]},"assertion":[{"value":"2025-03-04","order":3,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}