{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,6,5]],"date-time":"2026-06-05T16:03:49Z","timestamp":1780675429389,"version":"3.54.1"},"publisher-location":"New York, NY, USA","reference-count":41,"publisher":"ACM","license":[{"start":{"date-parts":[[2025,1,20]],"date-time":"2025-01-20T00:00:00Z","timestamp":1737331200000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2025,1,20]]},"DOI":"10.1145\/3658617.3697597","type":"proceedings-article","created":{"date-parts":[[2025,3,4]],"date-time":"2025-03-04T14:43:12Z","timestamp":1741099392000},"page":"505-512","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":5,"title":["A Self-Supervised, Pre-Trained, and Cross-Stage-Aligned Circuit Encoder Provides a Foundation for Various Design Tasks"],"prefix":"10.1145","author":[{"ORCID":"https:\/\/orcid.org\/0000-0002-8380-9395","authenticated-orcid":false,"given":"Wenji","family":"Fang","sequence":"first","affiliation":[{"name":"Hong Kong University of Science and Technology, Hong Kong, Hong Kong"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0009-0000-0057-7844","authenticated-orcid":false,"given":"Shang","family":"Liu","sequence":"additional","affiliation":[{"name":"Hong Kong University of Science and Technology, Hong Kong, Hong Kong"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0000-0003-4001-264X","authenticated-orcid":false,"given":"Hongce","family":"Zhang","sequence":"additional","affiliation":[{"name":"Hong Kong University of Science and Technology (Guangzhou), Guangzhou, China"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-4442-592X","authenticated-orcid":false,"given":"Zhiyao","family":"Xie","sequence":"additional","affiliation":[{"name":"Hong Kong University of Science and Technology, Hong Kong, Hong Kong"}],"role":[{"vocabulary":"crossref","role":"author"}]}],"member":"320","published-online":{"date-parts":[[2025,3,4]]},"reference":[{"key":"e_1_3_2_1_1_1","volume-title":"IWLS 2005 benchmarks. In International Workshop for Logic Synthesis (IWLS): http:\/\/www.iwls.org.","author":"Albrecht Christoph","year":"2005","unstructured":"Christoph Albrecht. 2005. IWLS 2005 benchmarks. In International Workshop for Logic Synthesis (IWLS): http:\/\/www.iwls.org."},{"key":"e_1_3_2_1_2_1","volume-title":"Chipyard: Integrated design, simulation, and implementation framework for custom socs","author":"Amid Alon","year":"2020","unstructured":"Alon Amid, David Biancolin, Abraham Gonzalez, Daniel Grubb, Sagar Karandikar, Harrison Liew, Albert Magyar, Howard Mao, Albert Ou, Nathan Pemberton, et al. 2020. Chipyard: Integrated design, simulation, and implementation framework for custom socs. IEEE Micro 40, 4 (2020)."},{"key":"e_1_3_2_1_3_1","volume-title":"Proceedings of 22nd International Conference on Computer Aided Verification (CAV). Springer, 24--40","author":"Brayton Robert","year":"2010","unstructured":"Robert Brayton and Alan Mishchenko. 2010. ABC: An academic industrial-strength verification tool. In Proceedings of 22nd International Conference on Computer Aided Verification (CAV). Springer, 24--40."},{"key":"e_1_3_2_1_4_1","unstructured":"Lei Chen Yiqi Chen Zhufei Chu Wenji Fang Tsung-Yi Ho Yu Huang Sadaf Khan Min Li Xingquan Li Yun Liang et al. 2024. The Dawn of AI-Native EDA: Promises and Challenges of Large Circuit Models. arXiv preprint arXiv:2403.07257 (2024)."},{"key":"e_1_3_2_1_5_1","volume-title":"Proceedings of IEEE\/ACM International Conference On Computer Aided Design (ICCAD). IEEE, 1--9.","author":"Chowdhury Subhajit Dutta","year":"2021","unstructured":"Subhajit Dutta Chowdhury, Kaixin Yang, and Pierluigi Nuzzo. 2021. ReIGNN: State register identification using graph neural networks for circuit reverse engineering. In Proceedings of IEEE\/ACM International Conference On Computer Aided Design (ICCAD). IEEE, 1--9."},{"key":"e_1_3_2_1_6_1","volume-title":"Matteo Sonza Reorda, and Giovanni Squillero","author":"Corno Fulvio","year":"2000","unstructured":"Fulvio Corno, Matteo Sonza Reorda, and Giovanni Squillero. 2000. RT-level ITC'99 benchmarks and first ATPG results. IEEE Design & Test of computers (ITC) (2000)."},{"key":"e_1_3_2_1_7_1","volume-title":"Proceedings of 2024 ACM\/IEEE Design Automation Conference (DAC). ACM, 1--6.","author":"Deng Chenhui","year":"2024","unstructured":"Chenhui Deng, Zichao Yue, Cunxi Yu, Gokce Sarar, Ryan Carey, Rajeev Jain, and Zhiru Zhang. 2024. Less is More: Hop-Wise Graph Attention for Scalable and Generalizable Learning on Circuits. In Proceedings of 2024 ACM\/IEEE Design Automation Conference (DAC). ACM, 1--6."},{"key":"e_1_3_2_1_8_1","volume-title":"Bert: Pre-training of deep bidirectional transformers for language understanding. arXiv preprint arXiv:1810.04805","author":"Devlin Jacob","year":"2018","unstructured":"Jacob Devlin, Ming-Wei Chang, Kenton Lee, and Kristina Toutanova. 2018. Bert: Pre-training of deep bidirectional transformers for language understanding. arXiv preprint arXiv:1810.04805 (2018)."},{"key":"e_1_3_2_1_9_1","doi-asserted-by":"publisher","DOI":"10.1145\/3649329.3655671"},{"key":"e_1_3_2_1_10_1","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD57390.2023.10323951"},{"key":"e_1_3_2_1_11_1","volume-title":"Hongce Zhang, and Zhiyao Xie.","author":"Fang Wenji","year":"2024","unstructured":"Wenji Fang, Yao Lu, Shang Liu, Qijun Zhang, Ceyu Xu, Lisa Wu Wills, Hongce Zhang, and Zhiyao Xie. 2024. Transferable Pre-Synthesis PPA Estimation for RTL Designs With Data Augmentation Techniques. IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems (2024)."},{"key":"e_1_3_2_1_12_1","volume-title":"Proceedings of 2019 Design, Automation & Test in Europe Conference & Exhibition (DATE). IEEE, 638--641","author":"Fayyazi Arash","year":"2019","unstructured":"Arash Fayyazi, Soheil Shababi, Pierluigi Nuzzo, Shahin Nazarian, and Massoud Pedram. 2019. Deep learning-based circuit recognition using sparse mapping and level-dependent decaying sum circuit representations. In Proceedings of 2019 Design, Automation & Test in Europe Conference & Exhibition (DATE). IEEE, 638--641."},{"key":"e_1_3_2_1_13_1","volume-title":"Proceedings of the 59th ACM\/IEEE Design Automation Conference (DAC). 1207--1212","author":"Guo Zizheng","year":"2022","unstructured":"Zizheng Guo, Mingjie Liu, Jiaqi Gu, Shuhan Zhang, David Z Pan, and Yibo Lin. 2022. A timing engine inspired graph neural network model for pre-routing slack prediction. In Proceedings of the 59th ACM\/IEEE Design Automation Conference (DAC). 1207--1212."},{"key":"e_1_3_2_1_14_1","volume-title":"Deep ranking with adaptive margin triplet loss. arXiv preprint arXiv:2107.06187","author":"Ha Mai Lan","year":"2021","unstructured":"Mai Lan Ha and Volker Blanz. 2021. Deep ranking with adaptive margin triplet loss. arXiv preprint arXiv:2107.06187 (2021)."},{"key":"e_1_3_2_1_15_1","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD51958.2021.9643581"},{"key":"e_1_3_2_1_16_1","volume-title":"DeepSeq: Deep Sequential Circuit Learning. arXiv preprint arXiv:2302.13608","author":"Khan Sadaf","year":"2023","unstructured":"Sadaf Khan, Zhengyuan Shi, Min Li, and Qiang Xu. 2023. DeepSeq: Deep Sequential Circuit Learning. arXiv preprint arXiv:2302.13608 (2023)."},{"key":"e_1_3_2_1_17_1","volume-title":"Proceedings of the 59th ACM\/IEEE Design Automation Conference (DAC). 667--672","author":"Li Min","year":"2022","unstructured":"Min Li, Sadaf Khan, Zhengyuan Shi, Naixing Wang, Huang Yu, and Qiang Xu. 2022. Deepgate: Learning neural representations of logic gates. In Proceedings of the 59th ACM\/IEEE Design Automation Conference (DAC). 667--672."},{"key":"e_1_3_2_1_18_1","volume-title":"Proceedings of 2021 Design, Automation & Test in Europe Conference & Exhibition (DATE). IEEE","author":"Liu Siting","year":"2021","unstructured":"Siting Liu, Qi Sun, Peiyu Liao, Yibo Lin, and Bei Yu. 2021. Global placement with deep learning-enabled explicit routability optimization. In Proceedings of 2021 Design, Automation & Test in Europe Conference & Exhibition (DATE). IEEE, 1821--1824."},{"key":"e_1_3_2_1_19_1","volume-title":"Self-supervised learning: Generative or contrastive","author":"Liu Xiao","year":"2021","unstructured":"Xiao Liu, Fanjin Zhang, Zhenyu Hou, Li Mian, Zhaoyu Wang, Jing Zhang, and Jie Tang. 2021. Self-supervised learning: Generative or contrastive. IEEE transactions on knowledge and data engineering (TKDE) 35, 1 (2021), 857--876."},{"key":"e_1_3_2_1_20_1","volume-title":"ASAP: Accurate Synthesis Analysis and Prediction with Multi-Task Learning. In MLCAD.","author":"Ouyang Yikang","year":"2023","unstructured":"Yikang Ouyang, Sicheng Li, Dongsheng Zuo, et al. 2023. ASAP: Accurate Synthesis Analysis and Prediction with Multi-Task Learning. In MLCAD."},{"key":"e_1_3_2_1_21_1","volume-title":"Proceedings of International conference on machine learning (ICML). PMLR, 8748--8763","author":"Radford Alec","year":"2021","unstructured":"Alec Radford, Jong Wook Kim, et al. 2021. Learning transferable visual models from natural language supervision. In Proceedings of International conference on machine learning (ICML). PMLR, 8748--8763."},{"key":"e_1_3_2_1_22_1","volume-title":"Proceedings of the 41st IEEE\/ACM International Conference on Computer-Aided Design (ICCAD). IEEE, 1--9.","author":"Sengupta Prianka","year":"2022","unstructured":"Prianka Sengupta, Aakash Tyagi, Yiran Chen, and Jiang Hu. 2022. How good is your verilog rtl code? a quick answer from machine learning. In Proceedings of the 41st IEEE\/ACM International Conference on Computer-Aided Design (ICCAD). IEEE, 1--9."},{"key":"e_1_3_2_1_23_1","volume-title":"Proceedings of IEEE\/ACM International Conference on Computer Aided Design (ICCAD). IEEE, 1--9.","author":"Shi Zhengyuan","year":"2023","unstructured":"Zhengyuan Shi, Hongyang Pan, Sadaf Khan, Min Li, Yi Liu, Junhua Huang, Hui-Ling Zhen, Mingxuan Yuan, Zhufei Chu, and Qiang Xu. 2023. Deepgate2: Functionality-aware circuit representation learning. In Proceedings of IEEE\/ACM International Conference on Computer Aided Design (ICCAD). IEEE, 1--9."},{"key":"e_1_3_2_1_24_1","volume-title":"Proceedings of 2023 IEEE\/ACM International Conference on Computer Aided Design (ICCAD). IEEE, 1--9.","author":"Sohrabizadeh Atefeh","year":"2023","unstructured":"Atefeh Sohrabizadeh, Yunsheng Bai, Yizhou Sun, and Jason Cong. 2023. Robust GNN-based representation learning for HLS. In Proceedings of 2023 IEEE\/ACM International Conference on Computer Aided Design (ICCAD). IEEE, 1--9."},{"key":"e_1_3_2_1_25_1","first-page":"23491","article-title":"Learning semantic representations to verify hardware designs","volume":"34","author":"Vasudevan Shobha","year":"2021","unstructured":"Shobha Vasudevan, Wenjie Joe Jiang, David Bieber, Rishabh Singh, C Richard Ho, Charles Sutton, et al. 2021. Learning semantic representations to verify hardware designs. Proceedings of Advances in Neural Information Processing Systems (NeurIPS) 34 (2021), 23491--23504.","journal-title":"Proceedings of Advances in Neural Information Processing Systems (NeurIPS)"},{"key":"e_1_3_2_1_26_1","unstructured":"VexRiscv. 2022. VexRiscv: A FPGA friendly 32 bit RISC-V CPU implementation. https:\/\/github.com\/SpinalHDL\/VexRiscv"},{"key":"e_1_3_2_1_27_1","unstructured":"Minjie Wang Da Zheng Zihao Ye Quan Gan Mufei Li Xiang Song Jinjing Zhou Chao Ma Lingfan Yu Yu Gai et al. 2019. Deep graph library: A graph-centric highly-performant package for graph neural networks. arXiv preprint arXiv:1909.01315 (2019)."},{"key":"e_1_3_2_1_28_1","doi-asserted-by":"publisher","DOI":"10.1145\/3489517.3530410"},{"key":"e_1_3_2_1_29_1","volume-title":"Proceedings of ACM\/IEEE Design Automation Conference (DAC). IEEE, 1--6.","author":"Wang Ziyi","year":"2023","unstructured":"Ziyi Wang, Siting Liu, Yuan Pu, Song Chen, Tsung-Yi Ho, and Bei Yu. 2023. Restructure-Tolerant Timing Prediction via Multimodal Fusion. In Proceedings of ACM\/IEEE Design Automation Conference (DAC). IEEE, 1--6."},{"key":"e_1_3_2_1_30_1","volume-title":"Proceedings of the 21st Austrian Workshop on Microelectronics (Austrochip).","author":"Wolf Clifford","year":"2013","unstructured":"Clifford Wolf, Johann Glaser, and Johannes Kepler. 2013. Yosys-a free Verilog synthesis suite. In Proceedings of the 21st Austrian Workshop on Microelectronics (Austrochip)."},{"key":"e_1_3_2_1_31_1","volume-title":"Proceedings of ACM\/IEEE Design Automation Conference (DAC). IEEE, 1--6.","author":"Wu Nan","year":"2023","unstructured":"Nan Wu, Yingjie Li, Cong Hao, Steve Dai, Cunxi Yu, and Yuan Xie. 2023. Gamora: Graph learning based symbolic reasoning for large-scale boolean networks. In Proceedings of ACM\/IEEE Design Automation Conference (DAC). IEEE, 1--6."},{"key":"e_1_3_2_1_32_1","doi-asserted-by":"publisher","DOI":"10.1145\/3240765.3240843"},{"key":"e_1_3_2_1_33_1","volume-title":"Proceedings of 2020 25th Asia and South Pacific Design Automation Conference (ASP-DAC). IEEE, 13--18","author":"Xie Zhiyao","year":"2020","unstructured":"Zhiyao Xie, Haoxing Ren, Brucek Khailany, Ye Sheng, Santosh Santosh, Jiang Hu, and Yiran Chen. 2020. PowerNet: Transferable dynamic IR drop estimation via maximum convolutional neural network. In Proceedings of 2020 25th Asia and South Pacific Design Automation Conference (ASP-DAC). IEEE, 13--18."},{"key":"e_1_3_2_1_34_1","doi-asserted-by":"publisher","DOI":"10.1145\/3466752.3480064"},{"key":"e_1_3_2_1_35_1","doi-asserted-by":"publisher","DOI":"10.1145\/3470496.3527444"},{"key":"e_1_3_2_1_36_1","doi-asserted-by":"publisher","DOI":"10.1145\/3613424.3623794"},{"key":"e_1_3_2_1_37_1","first-page":"20313","article-title":"Versatile multi-stage graph neural network for circuit representation","volume":"35","author":"Yang Zhihao","year":"2022","unstructured":"Zhihao Yang, Dong Li, Yingxueff Zhang, Zhanguang Zhang, Guojie Song, Jianye Hao, et al. 2022. Versatile multi-stage graph neural network for circuit representation. Proceedings of Advances in Neural Information Processing Systems (NeurIPS) 35 (2022), 20313--20324.","journal-title":"Proceedings of Advances in Neural Information Processing Systems (NeurIPS)"},{"key":"e_1_3_2_1_38_1","first-page":"28877","article-title":"Do transformers really perform badly for graph representation","volume":"34","author":"Ying Chengxuan","year":"2021","unstructured":"Chengxuan Ying, Tianle Cai, Shengjie Luo, Shuxin Zheng, Guolin Ke, Di He, Yanming Shen, and Tie-Yan Liu. 2021. Do transformers really perform badly for graph representation? Proceedings of Advances in Neural Information Processing Systems (NeurIPS) 34 (2021), 28877--28888.","journal-title":"Proceedings of Advances in Neural Information Processing Systems (NeurIPS)"},{"key":"e_1_3_2_1_39_1","volume-title":"Proceedings of 2023 IEEE\/ACM International Conference on Computer Aided Design (ICCAD). IEEE, 1--9.","author":"Zheng Su","year":"2023","unstructured":"Su Zheng, Lancheng Zou, Peng Xu, Siting Liu, Bei Yu, and Martin Wong. 2023. Lay-Net: Grafting Netlist Knowledge on Layout-Based Congestion Prediction. In Proceedings of 2023 IEEE\/ACM International Conference on Computer Aided Design (ICCAD). IEEE, 1--9."},{"key":"e_1_3_2_1_40_1","volume-title":"Proceedings of 56th Annual Design Automation Conference (DAC).","author":"Zhou Yuan","year":"2019","unstructured":"Yuan Zhou, Haoxing Ren, Yanqing Zhang, Ben Keller, Brucek Khailany, and Zhiru Zhang. 2019. PRIMAL: Power inference using machine learning. In Proceedings of 56th Annual Design Automation Conference (DAC)."},{"key":"e_1_3_2_1_41_1","volume-title":"Proceedings of the 41st IEEE\/ACM International Conference on Computer-Aided Design (ICCAD). IEEE, 1--9.","author":"Zhu Keren","year":"2022","unstructured":"Keren Zhu, Hao Chen, Walker J Turner, George F Kokai, Po-Hsuan Wei, David Z Pan, and Haoxing Ren. 2022. Tag: Learning circuit spatial embedding from layouts. In Proceedings of the 41st IEEE\/ACM International Conference on Computer-Aided Design (ICCAD). IEEE, 1--9."}],"event":{"name":"ASPDAC '25: 30th Asia and South Pacific Design Automation Conference","location":"Tokyo Japan","acronym":"ASPDAC '25","sponsor":["SIGDA ACM Special Interest Group on Design Automation","IEICE","IPSJ","IEEE CAS","IEEE CEDA"]},"container-title":["Proceedings of the 30th Asia and South Pacific Design Automation Conference"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3658617.3697597","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/3658617.3697597","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,18]],"date-time":"2025-06-18T23:44:20Z","timestamp":1750290260000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3658617.3697597"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2025,1,20]]},"references-count":41,"alternative-id":["10.1145\/3658617.3697597","10.1145\/3658617"],"URL":"https:\/\/doi.org\/10.1145\/3658617.3697597","relation":{},"subject":[],"published":{"date-parts":[[2025,1,20]]},"assertion":[{"value":"2025-03-04","order":3,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}