{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,6,2]],"date-time":"2026-06-02T23:50:57Z","timestamp":1780444257146,"version":"3.54.1"},"publisher-location":"New York, NY, USA","reference-count":27,"publisher":"ACM","license":[{"start":{"date-parts":[[2025,1,20]],"date-time":"2025-01-20T00:00:00Z","timestamp":1737331200000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/creativecommons.org\/licenses\/by\/4.0\/"}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2025,1,20]]},"DOI":"10.1145\/3658617.3697602","type":"proceedings-article","created":{"date-parts":[[2025,3,4]],"date-time":"2025-03-04T14:23:57Z","timestamp":1741098237000},"page":"814-820","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":1,"title":["LIBMixer: An all-MLP Architecture for Cell Library Characterization towards Design Space Optimization"],"prefix":"10.1145","author":[{"ORCID":"https:\/\/orcid.org\/0009-0008-4092-7499","authenticated-orcid":false,"given":"Jaeseung","family":"Lee","sequence":"first","affiliation":[{"name":"CSDL, Postech, Pohang, Republic of Korea"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0009-0006-6995-1594","authenticated-orcid":false,"given":"Sunggyu","family":"Jang","sequence":"additional","affiliation":[{"name":"CSDL, Postech, Pohang, Republic of Korea"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0009-0004-0010-9863","authenticated-orcid":false,"given":"Jakang","family":"Lee","sequence":"additional","affiliation":[{"name":"CSDL, Postech, Pohang, Republic of Korea"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0000-0003-3015-1806","authenticated-orcid":false,"given":"Seokhyeong","family":"Kang","sequence":"additional","affiliation":[{"name":"CSDL, Postech, Pohang, Republic of Korea"}],"role":[{"vocabulary":"crossref","role":"author"}]}],"member":"320","published-online":{"date-parts":[[2025,3,4]]},"reference":[{"key":"e_1_3_2_1_1_1","volume-title":"Proc. IEDM","author":"Moroz V.","year":"2020","unstructured":"V. Moroz et al., \"DTCO Launches Moore's Law Over the Feature Scaling Wall,\" Proc. IEDM, 2020."},{"key":"e_1_3_2_1_2_1","volume":"202","author":"Choi S.","unstructured":"S. Choi et al., \"PROBE3.0: A Systematic Framework for Design-Technology Pathfinding with Improved Design Enablement,\" IEEE Transactions on CAD, 2021.","journal-title":"\"PROBE3.0: A Systematic Framework for Design-Technology Pathfinding with Improved Design Enablement,\" IEEE Transactions on CAD"},{"key":"e_1_3_2_1_3_1","volume":"202","author":"Cheng CK.","unstructured":"CK. Cheng et al., \"Complementary-FET (CFET) standard cell synthesis framework for design and system technology co-optimization using SMT,\" Proc. IEEE Transactions on VLSI, 2021.","journal-title":"IEEE Transactions on VLSI"},{"key":"e_1_3_2_1_4_1","volume-title":"ISLPED","author":"Lee J.","year":"2023","unstructured":"J. Lee Park et al., \"Multi-Source Transfer Learning for Design Technology Co-Optimization,\" Proc. ISLPED, 2023."},{"key":"e_1_3_2_1_5_1","volume-title":"CICC","author":"Greg Y.","year":"2013","unstructured":"Y. Greg et al., \"The past present and future of design-technology co-optimization,\" Proc. CICC, 2013."},{"key":"e_1_3_2_1_6_1","volume-title":"Proc. ICCAD","author":"Klemme F.","year":"2020","unstructured":"F. Klemme et al., \"Cell Library Characterization using Machine Learning for Design Technology Co-Optimization,\" Proc. ICCAD, 2020."},{"key":"e_1_3_2_1_7_1","volume-title":"Proc. DEStech CSE","author":"She Y.","year":"2017","unstructured":"Y. She et al., \"Standard Cell Library Characterization of 28nm Process Based on Machine Learning,\" Proc. DEStech CSE, 2017."},{"key":"e_1_3_2_1_8_1","volume-title":"Proc. ICECS","author":"Jacinto G.","year":"2023","unstructured":"G. Jacinto et al., \"Fast and Low-Error Prediction of Logic Gate Cell Characterization,\" Proc. ICECS, 2023."},{"key":"e_1_3_2_1_9_1","volume-title":"Proc. ASP-DAC","author":"Cheng X.","year":"2024","unstructured":"X. Cheng et al., \"Heterogeneous Graph Attention Network Based Statistical Timing Library Characterization with Parasitic RC Reduction,\" Proc. ASP-DAC, 2024."},{"key":"e_1_3_2_1_10_1","volume-title":"WITS","author":"Charafeddine K.","year":"2017","unstructured":"K. Charafeddine and F. Ouardi, \"Fast timing characterization of cells in standard cell library design based on curve fitting,\" Proc. WITS, 2017."},{"key":"e_1_3_2_1_11_1","volume-title":"DATE","author":"Yu L.","year":"2015","unstructured":"L. Yu et al., \"Statistical library characterization using belief propagation across multiple technology nodes,\" Proc. DATE, 2015."},{"key":"e_1_3_2_1_12_1","volume-title":"MAE, MAPE, MSE and RMSE in regression analysis evaluation,\" PeerJ Computer Science","author":"Chicco D.","year":"2021","unstructured":"D. Chicco et al., \"The coefficient of determination R-squared is more informative than SMAPE, MAE, MAPE, MSE and RMSE in regression analysis evaluation,\" PeerJ Computer Science, 2021."},{"key":"e_1_3_2_1_13_1","volume-title":"Modifying Threshold Voltages to n- and p- Type FinFETs by Work Function Metal Stacks,\" IEEE Open Journal of Nanotechnology","author":"Chang W.","year":"2021","unstructured":"W. Chang et al., \"Modifying Threshold Voltages to n- and p- Type FinFETs by Work Function Metal Stacks,\" IEEE Open Journal of Nanotechnology, 2021."},{"key":"e_1_3_2_1_14_1","volume-title":"Threshold Voltage Tuning of n- and p-Type FinFETs by Work Function Metal Stacks,\" IEEE Electron Device Letters","author":"Akiyama K.","year":"2020","unstructured":"K. Akiyama et al., \"Threshold Voltage Tuning of n- and p-Type FinFETs by Work Function Metal Stacks,\" IEEE Electron Device Letters, 2020."},{"key":"e_1_3_2_1_15_1","volume-title":"Near threshold voltage (NTV) computing: Computing in the dark silicon era,\" IEEE Design & Test","author":"De V.","year":"2017","unstructured":"V. De et al., \"Near threshold voltage (NTV) computing: Computing in the dark silicon era,\" IEEE Design & Test, 2017."},{"key":"e_1_3_2_1_16_1","volume-title":"ICCAD","author":"Jung J.","year":"2021","unstructured":"J. Jung et al., \"METRICS2.1 and Flow Tuning in the IEEE CEDA Robust Design Flow and OpenROAD,\" Proc. ICCAD, 2021."},{"key":"e_1_3_2_1_17_1","volume-title":"NeurlIPS","author":"Tolstikhin O.","year":"2021","unstructured":"O. Tolstikhin et al., \"Mlp-mixer: An all-mlp architecture for vision,\" Proc. NeurlIPS, 2021."},{"key":"e_1_3_2_1_18_1","volume-title":"Tsmixer: An all-mlp architecture for time series forecasting,\" arXiv preprint, arXiv:2303.06053","author":"Chen S.","year":"2023","unstructured":"S. Chen et al., \"Tsmixer: An all-mlp architecture for time series forecasting,\" arXiv preprint, arXiv:2303.06053, 2023."},{"key":"e_1_3_2_1_19_1","volume-title":"AAAI","author":"Zeng A.","year":"2023","unstructured":"A. Zeng et al., \"Are transformers effective for time series forecasting?,\" Proc. AAAI, 2023."},{"key":"e_1_3_2_1_20_1","volume":"201","author":"Clark L.","unstructured":"L. Clark et al., \"ASAP7: A 7-nm finFET predictive process design kit,\" Proc. Microelectronics Journal, 2016.","journal-title":"Microelectronics Journal"},{"key":"e_1_3_2_1_21_1","volume-title":"BSIM-CMG 110.0.0: Multi-gate MOSFET compact model: technical manual","author":"Khandelwal S.","year":"2014","unstructured":"S. Khandelwal et al., \"BSIM-CMG 110.0.0: Multi-gate MOSFET compact model: technical manual,\" 2014."},{"key":"e_1_3_2_1_22_1","volume-title":"ACE 2021","year":"2021","unstructured":"Synopsys Inc, \"SiliconSmart ACE 2021,\" in Software, 2021."},{"key":"e_1_3_2_1_23_1","unstructured":"Synopsys Inc \"Library Compiler 2018 \" in Software 2018."},{"key":"e_1_3_2_1_24_1","unstructured":"Synopsys Inc \"Design Compiler 2018 \" in Software 2018."},{"key":"e_1_3_2_1_25_1","unstructured":"OpenCores: \"Open Source IP-Cores \" http:\/\/www.opencores.org."},{"key":"e_1_3_2_1_26_1","volume-title":"The rocket chip generator,\" EECS Department","author":"Krste A.","year":"2016","unstructured":"A. Krste et al., \"The rocket chip generator,\" EECS Department, University of California, Berkeley, Tech., 2016."},{"key":"e_1_3_2_1_27_1","volume-title":"PyTorch: An Imperative Style","author":"Paszke A.","year":"2019","unstructured":"A. Paszke, et al. \"PyTorch: An Imperative Style, High-Performance Deep Learning Library,\" Proc. NeurlIPS, 2019."}],"event":{"name":"ASPDAC '25: 30th Asia and South Pacific Design Automation Conference","location":"Tokyo Japan","acronym":"ASPDAC '25","sponsor":["SIGDA ACM Special Interest Group on Design Automation","IEICE","IPSJ","IEEE CAS","IEEE CEDA"]},"container-title":["Proceedings of the 30th Asia and South Pacific Design Automation Conference"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3658617.3697602","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/3658617.3697602","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,19]],"date-time":"2025-06-19T01:17:48Z","timestamp":1750295868000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3658617.3697602"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2025,1,20]]},"references-count":27,"alternative-id":["10.1145\/3658617.3697602","10.1145\/3658617"],"URL":"https:\/\/doi.org\/10.1145\/3658617.3697602","relation":{},"subject":[],"published":{"date-parts":[[2025,1,20]]},"assertion":[{"value":"2025-03-04","order":3,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}