{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,6,4]],"date-time":"2026-06-04T18:24:18Z","timestamp":1780597458015,"version":"3.54.1"},"publisher-location":"New York, NY, USA","reference-count":28,"publisher":"ACM","license":[{"start":{"date-parts":[[2025,1,20]],"date-time":"2025-01-20T00:00:00Z","timestamp":1737331200000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"funder":[{"DOI":"10.13039\/501100001809","name":"National Natural Science Foundation of China","doi-asserted-by":"publisher","award":["62304192"],"award-info":[{"award-number":["62304192"]}],"id":[{"id":"10.13039\/501100001809","id-type":"DOI","asserted-by":"publisher"}]},{"DOI":"10.13039\/501100001809","name":"National Natural Science Foundation of China","doi-asserted-by":"publisher","award":["92364102"],"award-info":[{"award-number":["92364102"]}],"id":[{"id":"10.13039\/501100001809","id-type":"DOI","asserted-by":"publisher"}]},{"name":"Hong Kong Research Grants Council (RGC) ECS Grant","award":["26208723"],"award-info":[{"award-number":["26208723"]}]}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2025,1,20]]},"DOI":"10.1145\/3658617.3697613","type":"proceedings-article","created":{"date-parts":[[2025,3,4]],"date-time":"2025-03-04T14:23:57Z","timestamp":1741098237000},"page":"527-533","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":3,"title":["Towards Big Data in AI for EDA Research: Generation of New Pseudo Circuits at RTL Stage"],"prefix":"10.1145","author":[{"ORCID":"https:\/\/orcid.org\/0009-0000-0057-7844","authenticated-orcid":false,"given":"Shang","family":"Liu","sequence":"first","affiliation":[{"name":"HKUST, Hong Kong, Hong Kong"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-8380-9395","authenticated-orcid":false,"given":"Wenji","family":"Fang","sequence":"additional","affiliation":[{"name":"HKUST, Hong Kong, Hong Kong"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0009-0007-3230-7786","authenticated-orcid":false,"given":"Yao","family":"Lu","sequence":"additional","affiliation":[{"name":"HKUST, Hong Kong, Hong Kong"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0009-0008-4749-2141","authenticated-orcid":false,"given":"Qijun","family":"Zhang","sequence":"additional","affiliation":[{"name":"HKUST, Hong Kong, Hong Kong"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-4442-592X","authenticated-orcid":false,"given":"Zhiyao","family":"Xie","sequence":"additional","affiliation":[{"name":"HKUST, Hong Kong, Hong Kong"}],"role":[{"vocabulary":"crossref","role":"author"}]}],"member":"320","published-online":{"date-parts":[[2025,3,4]]},"reference":[{"key":"e_1_3_2_1_1_1","volume-title":"IWLS 2005 benchmarks. In International Workshop for Logic Synthesis (IWLS): http:\/\/www.iwls.org.","author":"Albrecht Christoph","year":"2005","unstructured":"Christoph Albrecht. 2005. IWLS 2005 benchmarks. In International Workshop for Logic Synthesis (IWLS): http:\/\/www.iwls.org."},{"key":"e_1_3_2_1_2_1","volume-title":"Chipyard: Integrated design, simulation, and implementation framework for custom socs","author":"Amid Alon","year":"2020","unstructured":"Alon Amid, David Biancolin, Abraham Gonzalez, Daniel Grubb, Sagar Karandikar, Harrison Liew, Albert Magyar, Howard Mao, Albert Ou, Nathan Pemberton, et al. 2020. Chipyard: Integrated design, simulation, and implementation framework for custom socs. IEEE Micro 40, 4 (2020)."},{"key":"e_1_3_2_1_3_1","volume-title":"Circuitnet: An open-source dataset for machine learning in vlsi cad applications with improved domain-specific evaluation metric and learning strategies","author":"Chai Zhuomin","year":"2023","unstructured":"Zhuomin Chai, Yuxiang Zhao, Wei Liu, Yibo Lin, Runsheng Wang, and Ru Huang. 2023. Circuitnet: An open-source dataset for machine learning in vlsi cad applications with improved domain-specific evaluation metric and learning strategies. IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems (2023)."},{"key":"e_1_3_2_1_4_1","unstructured":"Lei Chen Yiqi Chen Zhufei Chu Wenji Fang Tsung-Yi Ho Yu Huang Sadaf Khan Min Li Xingquan Li Yun Liang et al. 2024. The Dawn of AI-Native EDA: Promises and Challenges of Large Circuit Models. arXiv preprint arXiv:2403.07257 (2024)."},{"key":"e_1_3_2_1_5_1","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD51958.2021.9643566"},{"key":"e_1_3_2_1_6_1","volume-title":"IEEE\/ACM International Conference on Computer Aided Design (ICCAD). IEEE.","author":"Chowdhury Animesh B","year":"2023","unstructured":"Animesh B Chowdhury, Shailja Thakur, Hammond Pearce, Ramesh Karri, and Siddharth Garg. 2023. Towards the Imagenets of ML4EDA. In IEEE\/ACM International Conference on Computer Aided Design (ICCAD). IEEE."},{"key":"e_1_3_2_1_7_1","volume-title":"Matteo Sonza Reorda, and Giovanni Squillero","author":"Corno Fulvio","year":"2000","unstructured":"Fulvio Corno, Matteo Sonza Reorda, and Giovanni Squillero. 2000. RT-level ITC'99 benchmarks and first ATPG results. Design & Test of computers (ITC) (2000)."},{"key":"e_1_3_2_1_8_1","doi-asserted-by":"publisher","DOI":"10.1145\/3649329.3655671"},{"key":"e_1_3_2_1_9_1","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD57390.2023.10323951"},{"key":"e_1_3_2_1_10_1","doi-asserted-by":"publisher","DOI":"10.1145\/3366423.3380201"},{"key":"e_1_3_2_1_11_1","doi-asserted-by":"crossref","unstructured":"Guyue Huang Jingbo Hu Yifan He Jialong Liu Mingyuan Ma Zhaoyang Shen Juejian Wu Yuanfan Xu Hengrui Zhang Kai Zhong et al. 2021. Machine learning for electronic design automation: A survey. ACM Transactions on Design Automation of Electronic Systems (TODAES) (2021).","DOI":"10.1145\/3451179"},{"key":"e_1_3_2_1_12_1","volume-title":"International Conference on Learning Representations (ICLR).","author":"Jiang Xun","year":"2023","unstructured":"Xun Jiang, Yuxiang Zhao, Yibo Lin, Runsheng Wang, Ru Huang, et al. 2023. CircuitNet 2.0: An Advanced Dataset for Promoting Machine Learning Innovations in Realistic Chip Design Environment. In International Conference on Learning Representations (ICLR)."},{"key":"e_1_3_2_1_13_1","volume-title":"Automation & Test in Europe Conference & Exhibition (DATE). IEEE","author":"Kim Daeyeon","year":"2021","unstructured":"Daeyeon Kim, Hyunjeong Kwon, Sung-Yun Lee, Seungwon Kim, Mingyu Woo, and Seokhyeong Kang. 2021. Machine learning framework for early routability prediction with artificial netlist generator. In 2021 Design, Automation & Test in Europe Conference & Exhibition (DATE). IEEE, 1809--1814."},{"key":"e_1_3_2_1_14_1","volume-title":"Efficient graph generation with graph recurrent attention networks. Advances in neural information processing systems (NeurIPS) 32","author":"Liao Renjie","year":"2019","unstructured":"Renjie Liao, Yujia Li, Yang Song, Shenlong Wang, Will Hamilton, David K Duvenaud, Raquel Urtasun, and Richard Zemel. 2019. Efficient graph generation with graph recurrent attention networks. Advances in neural information processing systems (NeurIPS) 32 (2019)."},{"key":"e_1_3_2_1_15_1","volume-title":"IEEE\/ACM International Conference on Computer Aided Design (ICCAD). IEEE, 1--8.","author":"Liu Mingjie","year":"2023","unstructured":"Mingjie Liu, Nathaniel Pinckney, Brucek Khailany, and Haoxing Ren. 2023. Verilogeval: Evaluating large language models for verilog code generation. In IEEE\/ACM International Conference on Computer Aided Design (ICCAD). IEEE, 1--8."},{"key":"e_1_3_2_1_16_1","volume-title":"RTLCoder: Fully Open-Source and Efficient LLM-Assisted RTL Code Generation Technique","author":"Liu Shang","year":"2024","unstructured":"Shang Liu, Wenji Fang, Yao Lu, Jing Wang, Qijun Zhang, Hongce Zhang, and Zhiyao Xie. 2024. RTLCoder: Fully Open-Source and Efficient LLM-Assisted RTL Code Generation Technique. IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems (2024)."},{"key":"e_1_3_2_1_17_1","volume-title":"OpenLLMRTL: Open Dataset and Benchmark for LLM-Aided Design RTL Generation. In 2024 IEEE\/ACM International Conference on Computer Aided Design (ICCAD). IEEE\/ACM.","author":"Liu Shang","year":"2024","unstructured":"Shang Liu, Yao Lu, Wenji Fang, Mengming Li, and Zhiyao Xie. 2024. OpenLLMRTL: Open Dataset and Benchmark for LLM-Aided Design RTL Generation. In 2024 IEEE\/ACM International Conference on Computer Aided Design (ICCAD). IEEE\/ACM."},{"key":"e_1_3_2_1_18_1","doi-asserted-by":"publisher","DOI":"10.1109\/ASP-DAC58780.2024.10473904"},{"key":"e_1_3_2_1_19_1","volume-title":"ASAP: Accurate Synthesis Analysis and Prediction with Multi-Task Learning. In MLCAD.","author":"Ouyang Yikang","year":"2023","unstructured":"Yikang Ouyang, Sicheng Li, Dongsheng Zuo, et al. 2023. ASAP: Accurate Synthesis Analysis and Prediction with Multi-Task Learning. In MLCAD."},{"key":"e_1_3_2_1_20_1","volume-title":"EDALearn: A Comprehensive RTL-to-Signoff EDA Benchmark for Democratized and Reproducible ML for EDA Research. arXiv preprint arXiv:2312.01674","author":"Pan Jingyu","year":"2023","unstructured":"Jingyu Pan, Chen-Chia Chang, Zhiyao Xie, and Yiran Chen. 2023. EDALearn: A Comprehensive RTL-to-Signoff EDA Benchmark for Democratized and Reproducible ML for EDA Research. arXiv preprint arXiv:2312.01674 (2023)."},{"key":"e_1_3_2_1_21_1","volume-title":"MLCAD: A Survey of Research in Machine Learning for CAD Keynote Paper","author":"Rapp Martin","year":"2021","unstructured":"Martin Rapp, Hussam Amrouch, Yibo Lin, Bei Yu, David Z Pan, Marilyn Wolf, and J\u00f6rg Henkel. 2021. MLCAD: A Survey of Research in Machine Learning for CAD Keynote Paper. IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems (TCAD) (2021)."},{"key":"e_1_3_2_1_22_1","doi-asserted-by":"crossref","unstructured":"Prianka Sengupta Aakash Tyagi Yiran Chen et al. 2022. How Good Is Your Verilog RTL Code? A Quick Answer from Machine Learning. In ICCAD.","DOI":"10.1145\/3508352.3549375"},{"key":"e_1_3_2_1_23_1","volume-title":"Attention is all you need. Advances in neural information processing systems 30","author":"Vaswani Ashish","year":"2017","unstructured":"Ashish Vaswani, Noam Shazeer, Niki Parmar, Jakob Uszkoreit, Llion Jones, Aidan N Gomez, \u0141ukasz Kaiser, and Illia Polosukhin. 2017. Attention is all you need. Advances in neural information processing systems 30 (2017)."},{"key":"e_1_3_2_1_24_1","volume-title":"Digress: Discrete denoising diffusion for graph generation. arXiv preprint arXiv:2209.14734","author":"Vignac Clement","year":"2022","unstructured":"Clement Vignac, Igor Krawczuk, Antoine Siraudin, Bohan Wang, Volkan Cevher, and Pascal Frossard. 2022. Digress: Discrete denoising diffusion for graph generation. arXiv preprint arXiv:2209.14734 (2022)."},{"key":"e_1_3_2_1_25_1","doi-asserted-by":"publisher","DOI":"10.1145\/3470496.3527444"},{"key":"e_1_3_2_1_26_1","doi-asserted-by":"publisher","DOI":"10.1145\/3613424.3623794"},{"key":"e_1_3_2_1_27_1","volume-title":"International conference on machine learning. PMLR, 5708--5717","author":"You Jiaxuan","year":"2018","unstructured":"Jiaxuan You, Rex Ying, Xiang Ren, William Hamilton, and Jure Leskovec. 2018. Graphrnn: Generating realistic graphs with deep auto-regressive models. In International conference on machine learning. PMLR, 5708--5717."},{"key":"e_1_3_2_1_28_1","volume-title":"D-vae: A variational autoencoder for directed acyclic graphs. Advances in neural information processing systems 32","author":"Zhang Muhan","year":"2019","unstructured":"Muhan Zhang, Shali Jiang, Zhicheng Cui, Roman Garnett, and Yixin Chen. 2019. D-vae: A variational autoencoder for directed acyclic graphs. Advances in neural information processing systems 32 (2019)."}],"event":{"name":"ASPDAC '25: 30th Asia and South Pacific Design Automation Conference","location":"Tokyo Japan","acronym":"ASPDAC '25","sponsor":["SIGDA ACM Special Interest Group on Design Automation","IEICE","IPSJ","IEEE CAS","IEEE CEDA"]},"container-title":["Proceedings of the 30th Asia and South Pacific Design Automation Conference"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3658617.3697613","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/3658617.3697613","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,19]],"date-time":"2025-06-19T01:17:49Z","timestamp":1750295869000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3658617.3697613"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2025,1,20]]},"references-count":28,"alternative-id":["10.1145\/3658617.3697613","10.1145\/3658617"],"URL":"https:\/\/doi.org\/10.1145\/3658617.3697613","relation":{},"subject":[],"published":{"date-parts":[[2025,1,20]]},"assertion":[{"value":"2025-03-04","order":3,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}