{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,6,19]],"date-time":"2026-06-19T16:39:41Z","timestamp":1781887181754,"version":"3.54.5"},"publisher-location":"New York, NY, USA","reference-count":35,"publisher":"ACM","license":[{"start":{"date-parts":[[2025,1,20]],"date-time":"2025-01-20T00:00:00Z","timestamp":1737331200000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2025,1,20]]},"DOI":"10.1145\/3658617.3697630","type":"proceedings-article","created":{"date-parts":[[2025,3,4]],"date-time":"2025-03-04T14:32:21Z","timestamp":1741098741000},"page":"541-547","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":10,"title":["MICSim: A Modular Simulator for Mixed-signal Compute-in-Memory based AI Accelerator"],"prefix":"10.1145","author":[{"ORCID":"https:\/\/orcid.org\/0000-0003-1902-2894","authenticated-orcid":false,"given":"Cong","family":"Wang","sequence":"first","affiliation":[{"name":"The Hong Kong University of Science and Technology(Guangzhou), Guangzhou, China"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0009-0001-0535-484X","authenticated-orcid":false,"given":"Zeming","family":"Chen","sequence":"additional","affiliation":[{"name":"The Hong Kong University of Science and Technology(Guangzhou), Guangzhou, China"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-1760-7656","authenticated-orcid":false,"given":"Shanshi","family":"Huang","sequence":"additional","affiliation":[{"name":"The Hong Kong University of Science and Technology(Guangzhou), Guangzhou, China"}],"role":[{"vocabulary":"crossref","role":"author"}]}],"member":"320","published-online":{"date-parts":[[2025,3,4]]},"reference":[{"key":"e_1_3_2_1_1_1","volume-title":"Deep learning. nature, 521(7553):436--444","author":"LeCun Yann","year":"2015","unstructured":"Yann LeCun, Yoshua Bengio, and Geoffrey Hinton. Deep learning. nature, 521(7553):436--444, 2015."},{"key":"e_1_3_2_1_2_1","doi-asserted-by":"publisher","DOI":"10.5555\/3295222.3295349"},{"key":"e_1_3_2_1_3_1","volume-title":"Bert: Pre-training of deep bidirectional transformers for language understanding","author":"Devlin Jacob","year":"2018","unstructured":"Jacob Devlin, Ming-Wei Chang, Kenton Lee, and Kristina N. Toutanova. Bert: Pre-training of deep bidirectional transformers for language understanding. 2018."},{"key":"e_1_3_2_1_4_1","volume-title":"Diogo Almeida, Janko Altenschmidt, Sam Altman, Shyamal Anadkat, et al. Gpt-4 technical report. arXiv preprint arXiv:2303.08774","author":"Achiam Josh","year":"2023","unstructured":"Josh Achiam, Steven Adler, Sandhini Agarwal, Lama Ahmad, Ilge Akkaya, Florencia Leoni Aleman, Diogo Almeida, Janko Altenschmidt, Sam Altman, Shyamal Anadkat, et al. Gpt-4 technical report. arXiv preprint arXiv:2303.08774, 2023."},{"key":"e_1_3_2_1_5_1","doi-asserted-by":"publisher","DOI":"10.1109\/JPROC.2018.2790840"},{"issue":"3","key":"e_1_3_2_1_6_1","doi-asserted-by":"crossref","first-page":"27","DOI":"10.1145\/3007787.3001140","article-title":"A novel processing-in-memory architecture for neural network computation in reram-based main memory","volume":"44","author":"Chi Ping","year":"2016","unstructured":"Ping Chi, Shuangchen Li, Cong Xu, Tao Zhang, Jishen Zhao, Yongpan Liu, Yu Wang, and Yuan Xie. Prime: A novel processing-in-memory architecture for neural network computation in reram-based main memory. ACM SIGARCH Computer Architecture News, 44(3):27--39, 2016.","journal-title":"ACM SIGARCH Computer Architecture News"},{"key":"e_1_3_2_1_7_1","first-page":"1","volume-title":"2017 IEEE 6th Non-Volatile Memory Systems and Applications Symposium (NVMSA)","author":"Tang Shibin","year":"2017","unstructured":"Shibin Tang, Shouyi Yin, Shixuan Zheng, Peng Ouyang, Fengbin Tu, Leiyue Yao, JinZhou Wu, Wenming Cheng, Leibo Liu, and Shaojun Wei. Aepe: An area and power efficient rram crossbar-based accelerator for deep cnns. In 2017 IEEE 6th Non-Volatile Memory Systems and Applications Symposium (NVMSA), pages 1--6, 2017."},{"key":"e_1_3_2_1_8_1","doi-asserted-by":"publisher","DOI":"10.1145\/3007787.3001139"},{"key":"e_1_3_2_1_9_1","first-page":"1","volume-title":"Proceedings of the 39th International Conference on Computer-Aided Design","author":"Yang Xiaoxuan","year":"2020","unstructured":"Xiaoxuan Yang, Bonan Yan, Hai Li, and Yiran Chen. Retransformer: Reram-based processing-in-memory architecture for transformer acceleration. In Proceedings of the 39th International Conference on Computer-Aided Design, pages 1--9, 2020."},{"key":"e_1_3_2_1_10_1","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2023.3282046"},{"key":"e_1_3_2_1_11_1","article-title":"An rram-based computing-in-memory architecture and its application in accelerating transformer inference","author":"Lu Zhaojun","year":"2023","unstructured":"Zhaojun Lu, Xueyan Wang, Md Tanvir Arafin, Haoxiang Yang, Zhenglin Liu, Jiliang Zhang, and Gang Qu. An rram-based computing-in-memory architecture and its application in accelerating transformer inference. IEEE Transactions on Very Large Scale Integration (VLSI) Systems, 2023.","journal-title":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems"},{"key":"e_1_3_2_1_12_1","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2012.2185930"},{"key":"e_1_3_2_1_13_1","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2023.3251696"},{"key":"e_1_3_2_1_14_1","first-page":"32","volume-title":"An end-to-end benchmarking framework for compute-in-memory accelerators with versatile device technologies. In 2019 IEEE international electron devices meeting (IEDM)","author":"Peng Xiaochen","year":"2019","unstructured":"Xiaochen Peng, Shanshi Huang, Yandong Luo, Xiaoyu Sun, and Shimeng Yu. Dnn+ neurosim: An end-to-end benchmarking framework for compute-in-memory accelerators with versatile device technologies. In 2019 IEEE international electron devices meeting (IEDM), pages 32--5. IEEE, 2019."},{"key":"e_1_3_2_1_15_1","volume-title":"et al. Pytorch: An imperative style, high-performance deep learning library. Advances in neural information processing systems, 32","author":"Paszke Adam","year":"2019","unstructured":"Adam Paszke, Sam Gross, Francisco Massa, Adam Lerer, James Bradbury, Gregory Chanan, Trevor Killeen, Zeming Lin, Natalia Gimelshein, Luca Antiga, et al. Pytorch: An imperative style, high-performance deep learning library. Advances in neural information processing systems, 32, 2019."},{"key":"e_1_3_2_1_16_1","volume-title":"Huggingface's transformers: State-of-the-art natural language processing. arXiv preprint arXiv:1910.03771","author":"Wolf Thomas","year":"2019","unstructured":"Thomas Wolf, Lysandre Debut, Victor Sanh, Julien Chaumond, Clement Delangue, Anthony Moi, Pierric Cistac, Tim Rault, R\u00e9mi Louf, Morgan Funtowicz, et al. Huggingface's transformers: State-of-the-art natural language processing. arXiv preprint arXiv:1910.03771, 2019."},{"key":"e_1_3_2_1_17_1","doi-asserted-by":"publisher","DOI":"10.1109\/IEDM19573.2019.8993491"},{"key":"e_1_3_2_1_18_1","volume-title":"Training deep neural networks with low precision multiplications. arXiv preprint arXiv:1412.7024","author":"Courbariaux Matthieu","year":"2014","unstructured":"Matthieu Courbariaux, Yoshua Bengio, and Jean-Pierre David. Training deep neural networks with low precision multiplications. arXiv preprint arXiv:1412.7024, 2014."},{"key":"e_1_3_2_1_19_1","volume-title":"Training and inference with integers in deep neural networks. arXiv preprint arXiv:1802.04680","author":"Wu Shuang","year":"2018","unstructured":"Shuang Wu, Guoqi Li, Feng Chen, and Luping Shi. Training and inference with integers in deep neural networks. arXiv preprint arXiv:1802.04680, 2018."},{"key":"e_1_3_2_1_20_1","doi-asserted-by":"publisher","DOI":"10.1016\/j.neunet.2019.12.027"},{"key":"e_1_3_2_1_21_1","volume-title":"Learned step size quantization. arXiv preprint arXiv:1902.08153","author":"Esser Steven K","year":"2019","unstructured":"Steven K Esser, Jeffrey L McKinstry, Deepika Bablani, Rathinakumar Appuswamy, and Dharmendra S Modha. Learned step size quantization. arXiv preprint arXiv:1902.08153, 2019."},{"key":"e_1_3_2_1_22_1","first-page":"5506","volume-title":"International conference on machine learning","author":"Kim Sehoon","year":"2021","unstructured":"Sehoon Kim, Amir Gholami, Zhewei Yao, Michael W Mahoney, and Kurt Keutzer. I-bert: Integer-only bert quantization. In International conference on machine learning, pages 5506--5518. PMLR, 2021."},{"key":"e_1_3_2_1_23_1","doi-asserted-by":"publisher","DOI":"10.1145\/3297858.3304049"},{"key":"e_1_3_2_1_24_1","first-page":"396","volume-title":"2019 IEEE International Solid-State Circuits Conference - (ISSCC)","author":"Si Xin","year":"2019","unstructured":"Xin Si, Jia-Jing Chen, Yung-Ning Tu, Wei-Hsing Huang, Jing-Hong Wang, Yen-Cheng Chiu, Wei-Chen Wei, Ssu-Yen Wu, Xiaoyu Sun, Rui Liu, Shimeng Yu, Ren-Shuo Liu, Chih-Cheng Hsieh, Kea-Tiong Tang, Qiang Li, and Meng-Fan Chang. 24.5 a twin-8t sram computation-in-memory macro for multiple-bit cnn-based machine learning. In 2019 IEEE International Solid-State Circuits Conference - (ISSCC), pages 396--398, 2019."},{"key":"e_1_3_2_1_25_1","first-page":"240","volume-title":"2020 IEEE International Solid-State Circuits Conference - (ISSCC)","author":"Su Jian-Wei","year":"2020","unstructured":"Jian-Wei Su, Xin Si, Yen-Chi Chou, Ting-Wei Chang, Wei-Hsing Huang, Yung-Ning Tu, Ruhui Liu, Pei-Jung Lu, Ta-Wei Liu, Jing-Hong Wang, Zhixiao Zhang, Hongwu Jiang, Shanshi Huang, Chung-Chuan Lo, Ren-Shuo Liu, Chih-Cheng Hsieh, Kea-Tiong Tang, Shyh-Shyuan Sheu, Sih-Han Li, Heng-Yuan Lee, Shih-Chieh Chang, Shimeng Yu, and Meng-Fan Chang. 15.2 a 28nm 64kb inference-training two-way transpose multibit 6t sram compute-in-memory macro for ai edge chips. In 2020 IEEE International Solid-State Circuits Conference - (ISSCC), pages 240--242, 2020."},{"key":"e_1_3_2_1_26_1","first-page":"1","volume-title":"Proceedings of the 54th Annual Design Automation Conference 2017","author":"Cheng Ming","year":"2017","unstructured":"Ming Cheng, Lixue Xia, Zhenhua Zhu, Yi Cai, Yuan Xie, Yu Wang, and Huazhong Yang. Time: A training-in-memory architecture for memristor-based deep neural networks. In Proceedings of the 54th Annual Design Automation Conference 2017, pages 1--6, 2017."},{"key":"e_1_3_2_1_27_1","volume-title":"Learning multiple layers of features from tiny images. Technical report","author":"Krizhevsky Alex","year":"2009","unstructured":"Alex Krizhevsky. Learning multiple layers of features from tiny images. Technical report, 2009."},{"key":"e_1_3_2_1_28_1","doi-asserted-by":"publisher","DOI":"10.1109\/CVPR.2009.5206848"},{"key":"e_1_3_2_1_29_1","volume-title":"Compute-in-memory chips for deep learning: Recent trends and prospects","author":"Yu Shimeng","year":"2021","unstructured":"Shimeng Yu, Hongwu Jiang, Shanshi Huang, Xiaochen Peng, and Anni Lu. Compute-in-memory chips for deep learning: Recent trends and prospects. IEEE circuits and systems magazine, 21(3):31--56, 2021."},{"key":"e_1_3_2_1_30_1","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2019.2943047"},{"key":"e_1_3_2_1_31_1","doi-asserted-by":"crossref","first-page":"212","DOI":"10.1109\/ISSCC.2019.8662393","volume-title":"2019 IEEE International Solid-State Circuits Conference-(ISSCC)","author":"Jain Pulkit","year":"2019","unstructured":"Pulkit Jain, Umut Arslan, Meenakshi Sekhar, Blake C Lin, Liqiong Wei, Tanaya Sahu, Juan Alzate-Vinasco, Ajay Vangapaty, Mesut Meterelliyoz, Nathan Strutt, et al. 13.2 a 3.6 mb 10.1 mb\/mm 2 embedded non-volatile reram macro in 22nm finfet technology with adaptive forming\/set\/reset schemes yielding down to 0.5 v with sensing time of 5ns at 0.7 v. In 2019 IEEE International Solid-State Circuits Conference-(ISSCC), pages 212--214. IEEE, 2019."},{"key":"e_1_3_2_1_32_1","doi-asserted-by":"crossref","first-page":"103","DOI":"10.1109\/VLSIT.2018.8510690","volume-title":"2018 IEEE symposium on VLSI technology","author":"Wu Wei","year":"2018","unstructured":"Wei Wu, Huaqiang Wu, Bin Gao, Peng Yao, Xiang Zhang, Xiaochen Peng, Shimeng Yu, and He Qian. A methodology to improve linearity of analog rram for neuromorphic computing. In 2018 IEEE symposium on VLSI technology, pages 103--104. IEEE, 2018."},{"key":"e_1_3_2_1_33_1","first-page":"16","volume-title":"2018 IEEE International Electron Devices Meeting (IEDM)","author":"Ni K","year":"2018","unstructured":"K Ni, B Grisafe, W Chakraborty, AK Saha, S Dutta, M Jerry, JA Smith, S Gupta, and S Datta. In-memory computing primitive for sensor data fusion in 28 nm hkmg fefet technology. In 2018 IEEE International Electron Devices Meeting (IEDM), pages 16--1. IEEE, 2018."},{"key":"e_1_3_2_1_34_1","first-page":"T66","volume-title":"2019 Symposium on VLSI Technology","author":"Kim Wanki","year":"2019","unstructured":"Wanki Kim, Robert L Bruce, Takeshi Masuda, GW Fraczak, Nanbo Gong, Praneet Adusumilli, Stefano Ambrogio, Hsinyu Tsai, John Bruley, J-P Han, et al. Confined pcm-based analog synaptic devices offering low resistance-drift and 1000 programmable states for deep learning. In 2019 Symposium on VLSI Technology, pages T66--T67. IEEE, 2019."},{"key":"e_1_3_2_1_35_1","volume-title":"Glue: A multi-task benchmark and analysis platform for natural language understanding. arXiv preprint arXiv:1804.07461","author":"Wang Alex","year":"2018","unstructured":"Alex Wang, Amanpreet Singh, Julian Michael, Felix Hill, Omer Levy, and Samuel R Bowman. Glue: A multi-task benchmark and analysis platform for natural language understanding. arXiv preprint arXiv:1804.07461, 2018."}],"event":{"name":"ASPDAC '25: 30th Asia and South Pacific Design Automation Conference","location":"Tokyo Japan","acronym":"ASPDAC '25","sponsor":["SIGDA ACM Special Interest Group on Design Automation","IEICE","IPSJ","IEEE CAS","IEEE CEDA"]},"container-title":["Proceedings of the 30th Asia and South Pacific Design Automation Conference"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3658617.3697630","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/3658617.3697630","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,19]],"date-time":"2025-06-19T01:17:49Z","timestamp":1750295869000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3658617.3697630"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2025,1,20]]},"references-count":35,"alternative-id":["10.1145\/3658617.3697630","10.1145\/3658617"],"URL":"https:\/\/doi.org\/10.1145\/3658617.3697630","relation":{},"subject":[],"published":{"date-parts":[[2025,1,20]]},"assertion":[{"value":"2025-03-04","order":3,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}