{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,3,9]],"date-time":"2026-03-09T12:15:09Z","timestamp":1773058509142,"version":"3.50.1"},"publisher-location":"New York, NY, USA","reference-count":22,"publisher":"ACM","license":[{"start":{"date-parts":[[2025,1,20]],"date-time":"2025-01-20T00:00:00Z","timestamp":1737331200000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/creativecommons.org\/licenses\/by\/4.0\/"}],"funder":[{"name":"PRISM, one of the SRC\/DARPA JUMP 2.0 Centers"}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2025,1,20]]},"DOI":"10.1145\/3658617.3697677","type":"proceedings-article","created":{"date-parts":[[2025,3,4]],"date-time":"2025-03-04T14:43:12Z","timestamp":1741099392000},"page":"693-699","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":7,"title":["Hardware Acceleration of Kolmogorov-Arnold Network (KAN) for Lightweight Edge Inference"],"prefix":"10.1145","author":[{"ORCID":"https:\/\/orcid.org\/0009-0008-2405-2936","authenticated-orcid":false,"given":"Wei-Hsing","family":"Huang","sequence":"first","affiliation":[{"name":"Georgia Institute of Technology, Atlanta, USA"}]},{"ORCID":"https:\/\/orcid.org\/0009-0006-4353-3028","authenticated-orcid":false,"given":"Jianwei","family":"Jia","sequence":"additional","affiliation":[{"name":"Georgia Institute of Technology, Atlanta, USA"}]},{"ORCID":"https:\/\/orcid.org\/0000-0001-5364-2339","authenticated-orcid":false,"given":"Yuyao","family":"Kong","sequence":"additional","affiliation":[{"name":"Georgia Institute of Technology, Atlanta, USA"}]},{"ORCID":"https:\/\/orcid.org\/0009-0008-1005-6098","authenticated-orcid":false,"given":"Faaiq","family":"Waqar","sequence":"additional","affiliation":[{"name":"Georgia Institute of Technology, Atlanta, USA"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-0692-1084","authenticated-orcid":false,"given":"Tai-Hao","family":"Wen","sequence":"additional","affiliation":[{"name":"National Tsing Hua University, Hsinchu, Taiwan"}]},{"ORCID":"https:\/\/orcid.org\/0000-0001-6905-6350","authenticated-orcid":false,"given":"Meng-Fan","family":"Chang","sequence":"additional","affiliation":[{"name":"National Tsing Hua University\/TSMC Corporate Research, Hsinchu, Taiwan"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-0068-3652","authenticated-orcid":false,"given":"Shimeng","family":"Yu","sequence":"additional","affiliation":[{"name":"Georgia Institute of Technology, Atlanta, USA"}]}],"member":"320","published-online":{"date-parts":[[2025,3,4]]},"reference":[{"key":"e_1_3_2_1_1_1","volume-title":"Mei-Ling Shyu, Shu-Ching Chen, and Sundaraja S Iyengar. A survey on deep learning: Algorithms, techniques, and applications. ACM computing surveys (CSUR), 51(5):1--36","author":"Pouyanfar Samira","year":"2018","unstructured":"Samira Pouyanfar, Saad Sadiq, Yilin Yan, Haiman Tian, Yudong Tao, Maria Presa Reyes, Mei-Ling Shyu, Shu-Ching Chen, and Sundaraja S Iyengar. A survey on deep learning: Algorithms, techniques, and applications. ACM computing surveys (CSUR), 51(5):1--36, 2018."},{"key":"e_1_3_2_1_2_1","volume-title":"A survey of large language models. arXiv preprint arXiv:2303.18223","author":"Zhao Wayne Xin","year":"2023","unstructured":"Wayne Xin Zhao, Kun Zhou, Junyi Li, Tianyi Tang, Xiaolei Wang, Yupeng Hou, Yingqian Min, Beichen Zhang, Junjie Zhang, Zican Dong, et al. A survey of large language models. arXiv preprint arXiv:2303.18223, 2023."},{"key":"e_1_3_2_1_3_1","volume-title":"Kan: Kolmogorov-arnold networks. arXiv preprint arXiv:2404.19756","author":"Liu Ziming","year":"2024","unstructured":"Ziming Liu, Yixuan Wang, Sachin Vaidya, Fabian Ruehle, James Halverson, Marin Solja\u010di\u0107, Thomas Y Hou, and Max Tegmark. Kan: Kolmogorov-arnold networks. arXiv preprint arXiv:2404.19756, 2024."},{"issue":"2","key":"e_1_3_2_1_4_1","first-page":"179","article-title":"On the representation of continuous functions of several variables as superpositions of continuous functions of a smaller number of variables","volume":"108","author":"Kolmogorov A.N.","year":"1956","unstructured":"A.N. Kolmogorov. On the representation of continuous functions of several variables as superpositions of continuous functions of a smaller number of variables. Dokl. Akad. Nauk, 108(2):179--182, 1956.","journal-title":"Dokl. Akad. Nauk"},{"key":"e_1_3_2_1_5_1","first-page":"953","volume-title":"Doklady Akademii Nauk","author":"Kolmogorov Andrei Nikolaevich","year":"1957","unstructured":"Andrei Nikolaevich Kolmogorov. On the representation of continuous functions of many variables by superposition of continuous functions of one variable and addition. In Doklady Akademii Nauk, volume 114, pages 953--956. Russian Academy of Sciences, 1957."},{"key":"e_1_3_2_1_6_1","volume-title":"Kolmogorovarnold networks (kans) for time series analysis. arXiv preprint arXiv:2405.08790","author":"Vaca-Rubio Cristian J","year":"2024","unstructured":"Cristian J Vaca-Rubio, Luis Blanco, Roberto Pereira, and M\u00e0rius Caus. Kolmogorovarnold networks (kans) for time series analysis. arXiv preprint arXiv:2405.08790, 2024."},{"key":"e_1_3_2_1_7_1","doi-asserted-by":"publisher","DOI":"10.1016\/B978-0-12-079050-0.50011-4"},{"key":"e_1_3_2_1_8_1","volume-title":"Compute-in-memory chips for deep learning: Recent trends and prospects","author":"Yu Shimeng","year":"2021","unstructured":"Shimeng Yu, Hongwu Jiang, Shanshi Huang, Xiaochen Peng, and Anni Lu. Compute-in-memory chips for deep learning: Recent trends and prospects. IEEE circuits and systems magazine, 21(3):31--56, 2021."},{"key":"e_1_3_2_1_9_1","doi-asserted-by":"crossref","first-page":"252","DOI":"10.1109\/ISSCC42613.2021.9365766","volume-title":"2021 IEEE International Solid-State Circuits Conference (ISSCC)","volume":"64","author":"Chih Yu-Der","year":"2021","unstructured":"Yu-Der Chih, Po-Hao Lee, Hidehiro Fujiwara, Yi-Chun Shih, Chia-Fu Lee, Rawan Naous, Yu-Lin Chen, Chieh-Pu Lo, Cheng-Han Lu, Haruki Mori, Wei-Chang Zhao, Dar Sun, Mahmut E. Sinangil, Yen-Huei Chen, Tan-Li Chou, Kerem Akarvardar, Hung-Jen Liao, Yih Wang, Meng-Fan Chang, and Tsung-Yung Jonathan Chang. 16.4 an 89tops\/w and 16.3tops\/mm2 all-digital sram-based full-precision compute-in memory macro in 22nm for machine-learning edge applications. In 2021 IEEE International Solid-State Circuits Conference (ISSCC), volume 64, pages 252--254, 2021."},{"key":"e_1_3_2_1_10_1","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2021.3073254"},{"issue":"3","key":"e_1_3_2_1_11_1","first-page":"877","article-title":"A 8-b-precision 6t sram computing-in-memory macro using segmented-bitline charge-sharing scheme for ai edge chips","volume":"58","author":"Su Jian-Wei","year":"2022","unstructured":"Jian-Wei Su, Yen-Chi Chou, Ruhui Liu, Ta-Wei Liu, Pei-Jung Lu, Ping-Chun Wu, Yen-Lin Chung, Li-Yang Hong, Jin-Sheng Ren, Tianlong Pan, et al. A 8-b-precision 6t sram computing-in-memory macro using segmented-bitline charge-sharing scheme for ai edge chips. IEEE Journal of Solid-State Circuits, 58(3):877--892, 2022.","journal-title":"IEEE Journal of Solid-State Circuits"},{"key":"e_1_3_2_1_12_1","first-page":"388","volume-title":"2019 IEEE International Solid-State Circuits Conference-(ISSCC)","author":"Xue Cheng-Xin","year":"2019","unstructured":"Cheng-Xin Xue, Wei-Hao Chen, Je-Syu Liu, Jia-Fang Li, Wei-Yu Lin, Wei-En Lin, Jing-Hong Wang, Wei-Chen Wei, Ting-Wei Chang, Tung-Cheng Chang, et al. 24.1 a 1mb multibit reram computing-in-memory macro with 14.6 ns parallel mac computing time for cnn based ai edge processors. In 2019 IEEE International Solid-State Circuits Conference-(ISSCC), pages 388--390. IEEE, 2019."},{"key":"e_1_3_2_1_13_1","doi-asserted-by":"crossref","first-page":"15","DOI":"10.1109\/ISSCC42615.2023.10067610","volume-title":"2023 IEEE International Solid-State Circuits Conference (ISSCC)","author":"Huang Wei-Hsing","year":"2023","unstructured":"Wei-Hsing Huang, Tai-Hao Wen, Je-Min Hung, Win-San Khwa, Yun-Chen Lo, Chuan-Jia Jhang, Huna-Hsi Hsu, Yu-Hsiana Chin, Yu-Chiao Chen, Chuna-Chuan Lo, et al. A nonvolatile al-edge processor with 4mb slc-mlc hybrid-mode reram compute-in-memory macro and 51.4-251tops\/w. In 2023 IEEE International Solid-State Circuits Conference (ISSCC), pages 15--17. IEEE, 2023."},{"key":"e_1_3_2_1_14_1","doi-asserted-by":"publisher","DOI":"10.5555\/2691365.2691377"},{"key":"e_1_3_2_1_15_1","doi-asserted-by":"publisher","DOI":"10.1201\/9781003162810-13"},{"key":"e_1_3_2_1_16_1","volume-title":"Vijayalakshmi Srinivasan, and Kailash Gopalakrishnan. Pact: Parameterized clipping activation for quantized neural networks. arXiv preprint arXiv:1805.06085","author":"Choi Jungwook","year":"2018","unstructured":"Jungwook Choi, Zhuo Wang, Swagath Venkataramani, Pierce I-Jen Chuang, Vijayalakshmi Srinivasan, and Kailash Gopalakrishnan. Pact: Parameterized clipping activation for quantized neural networks. arXiv preprint arXiv:1805.06085, 2018."},{"key":"e_1_3_2_1_17_1","first-page":"32","volume-title":"An end-to-end benchmarking framework for compute-in-memory accelerators with versatile device technologies. In 2019 IEEE international electron devices meeting (IEDM)","author":"Peng Xiaochen","year":"2019","unstructured":"Xiaochen Peng, Shanshi Huang, Yandong Luo, Xiaoyu Sun, and Shimeng Yu. Dnn+ neurosim: An end-to-end benchmarking framework for compute-in-memory accelerators with versatile device technologies. In 2019 IEEE international electron devices meeting (IEDM), pages 32--5. IEEE, 2019."},{"issue":"7","key":"e_1_3_2_1_18_1","doi-asserted-by":"crossref","first-page":"1888","DOI":"10.1109\/JSSC.2020.2992886","article-title":"An in-memory-computing sram macro based on robust capacitive coupling computing mechanism","volume":"55","author":"Jiang Zhewei","year":"2020","unstructured":"Zhewei Jiang, Shihui Yin, Jae-Sun Seo, and Mingoo Seok. C3sram: An in-memory-computing sram macro based on robust capacitive coupling computing mechanism. IEEE Journal of Solid-State Circuits, 55(7):1888--1897, 2020.","journal-title":"IEEE Journal of Solid-State Circuits"},{"key":"e_1_3_2_1_19_1","doi-asserted-by":"crossref","first-page":"488","DOI":"10.1109\/ISSCC.2018.8310397","volume-title":"2018 IEEE International Solid-State Circuits Conference-(ISSCC)","author":"Biswas Avishek","year":"2018","unstructured":"Avishek Biswas and Anantha P Chandrakasan. Conv-ram: An energy-efficient sram with embedded convolution computation for low-power cnn-based machine learning applications. In 2018 IEEE International Solid-State Circuits Conference-(ISSCC), pages 488--490. IEEE, 2018."},{"key":"e_1_3_2_1_20_1","doi-asserted-by":"crossref","first-page":"242","DOI":"10.1109\/ISSCC19947.2020.9062985","volume-title":"2020 IEEE International Solid-State Circuits Conference-(ISSCC)","author":"Dong Qing","year":"2020","unstructured":"Qing Dong, Mahmut E Sinangil, Burak Erbagci, Dar Sun, Win-San Khwa, Hung-Jen Liao, Yih Wang, and Jonathan Chang. 15.3 a 351tops\/w and 372.4 gops compute-in-memory sram macro in 7nm finfet cmos for machine-learning applications. In 2020 IEEE International Solid-State Circuits Conference-(ISSCC), pages 242--244. IEEE, 2020."},{"key":"e_1_3_2_1_21_1","doi-asserted-by":"crossref","first-page":"490","DOI":"10.1109\/ISSCC.2018.8310398","volume-title":"2018 IEEE International Solid-State Circuits Conference-(ISSCC)","author":"Gonugondla Sujan Kumar","year":"2018","unstructured":"Sujan Kumar Gonugondla, Mingu Kang, and Naresh Shanbhag. A 42pj\/decision 3.12 tops\/w robust in-memory machine learning classifier with on-chip training. In 2018 IEEE International Solid-State Circuits Conference-(ISSCC), pages 490--492. IEEE, 2018."},{"key":"e_1_3_2_1_22_1","doi-asserted-by":"publisher","DOI":"10.1038\/s41586-021-04086-x"}],"event":{"name":"ASPDAC '25: 30th Asia and South Pacific Design Automation Conference","location":"Tokyo Japan","acronym":"ASPDAC '25","sponsor":["SIGDA ACM Special Interest Group on Design Automation","IEICE","IPSJ","IEEE CAS","IEEE CEDA"]},"container-title":["Proceedings of the 30th Asia and South Pacific Design Automation Conference"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3658617.3697677","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/3658617.3697677","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,19]],"date-time":"2025-06-19T01:17:49Z","timestamp":1750295869000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3658617.3697677"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2025,1,20]]},"references-count":22,"alternative-id":["10.1145\/3658617.3697677","10.1145\/3658617"],"URL":"https:\/\/doi.org\/10.1145\/3658617.3697677","relation":{},"subject":[],"published":{"date-parts":[[2025,1,20]]},"assertion":[{"value":"2025-03-04","order":3,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}