{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,6,19]],"date-time":"2025-06-19T05:05:01Z","timestamp":1750309501691,"version":"3.41.0"},"publisher-location":"New York, NY, USA","reference-count":24,"publisher":"ACM","license":[{"start":{"date-parts":[[2025,1,20]],"date-time":"2025-01-20T00:00:00Z","timestamp":1737331200000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2025,1,20]]},"DOI":"10.1145\/3658617.3697682","type":"proceedings-article","created":{"date-parts":[[2025,3,4]],"date-time":"2025-03-04T14:32:21Z","timestamp":1741098741000},"page":"720-726","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":0,"title":["A Layer-wised Mixed-Precision CIM Accelerator with Bit-level Sparsity-aware ADCs for NAS-Optimized CNNs"],"prefix":"10.1145","author":[{"ORCID":"https:\/\/orcid.org\/0009-0004-1505-6346","authenticated-orcid":false,"given":"Haoxiang","family":"Zhou","sequence":"first","affiliation":[{"name":"Southern Univ. of Science and Tech., Shenzhen, China"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0009-0003-2684-5124","authenticated-orcid":false,"given":"Zikun","family":"Wei","sequence":"additional","affiliation":[{"name":"Southern Univ. of Science and Tech., Shenzhen, China"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0003-4783-6254","authenticated-orcid":false,"given":"Dingbang","family":"Liu","sequence":"additional","affiliation":[{"name":"Southern Univ. of Science and Tech., Shenzhen, China"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-0160-0636","authenticated-orcid":false,"given":"Liuyang","family":"Zhang","sequence":"additional","affiliation":[{"name":"Southern Univ. of Science and Tech., Shenzhen, China"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0009-0001-2026-1449","authenticated-orcid":false,"given":"Chenchen","family":"Ding","sequence":"additional","affiliation":[{"name":"Univ. of Hong Kong, Hongkong, China"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0009-0008-1195-8114","authenticated-orcid":false,"given":"Jiaqi","family":"Yang","sequence":"additional","affiliation":[{"name":"Southern Univ. of Science and Tech., Shenzhen, China"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0003-2527-6778","authenticated-orcid":false,"given":"Wei","family":"Mao","sequence":"additional","affiliation":[{"name":"Xidian Univ., Hangzhou, China"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-2674-4118","authenticated-orcid":false,"given":"Hao","family":"Yu","sequence":"additional","affiliation":[{"name":"Southern Univ. of Science and Tech., Shenzhen, China"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"320","published-online":{"date-parts":[[2025,3,4]]},"reference":[{"volume-title":"2023 IEEE Custom Integrated Circuits Conference (CICC). 1--2.","author":"Mustafa","key":"e_1_3_2_1_1_1","unstructured":"Mustafa Ali et al. 2023. A 65 nm 1.4--6.7 TOPS\/W Adaptive-SNR Sparsity-Aware CIM Core with Load Balancing Support for DL workloads. In 2023 IEEE Custom Integrated Circuits Conference (CICC). 1--2."},{"volume-title":"Learned Step Size Quantization. In International Conference on Learning Representations (ICLR).","author":"Steven","key":"e_1_3_2_1_2_1","unstructured":"Steven K Esser et al. 2020. Learned Step Size Quantization. In International Conference on Learning Representations (ICLR)."},{"key":"e_1_3_2_1_3_1","volume-title":"APTQ: Attention-aware Post-Training Mixed-Precision Quantization for Large Language Models. arXiv preprint arXiv:2402.14866","author":"Ziyi Guan","year":"2024","unstructured":"Ziyi Guan et al. 2024. APTQ: Attention-aware Post-Training Mixed-Precision Quantization for Large Language Models. arXiv preprint arXiv:2402.14866 (2024)."},{"volume-title":"Proceedings of the IEEE conference on computer vision and pattern recognition(CVPR). 770--778","author":"Kaiming","key":"e_1_3_2_1_4_1","unstructured":"Kaiming He et al. 2016. Deep Residual Learning for Image Recognition. In Proceedings of the IEEE conference on computer vision and pattern recognition(CVPR). 770--778."},{"volume-title":"Proceedings of the IEEE international conference on computer vision (ICCV). 1398--1406","author":"Yihui","key":"e_1_3_2_1_5_1","unstructured":"Yihui He et al. 2017. Channel Pruning for Accelerating Very Deep Neural Networks. In Proceedings of the IEEE international conference on computer vision (ICCV). 1398--1406."},{"volume-title":"Proceedings of the 28th Asia and South Pacific Design Automation Conference (ASP-DAC). 490--495","author":"Zicheng","key":"e_1_3_2_1_6_1","unstructured":"Zicheng He et al. 2023. Agile Hardware and Software Co-Design for RISC-VBased Multi-Precision Deep Learning Microprocessor. In Proceedings of the 28th Asia and South Pacific Design Automation Conference (ASP-DAC). 490--495."},{"volume-title":"Proceedings of the 28th Asia and South Pacific Design Automation Conference (ASP-DAC). 234--239","author":"Shuo","key":"e_1_3_2_1_7_1","unstructured":"Shuo Huai et al. 2023. Crossbar-Aligned & Integer-Only Neural Network Compression for Efficient in-Memory Acceleration. In Proceedings of the 28th Asia and South Pacific Design Automation Conference (ASP-DAC). 234--239."},{"key":"e_1_3_2_1_8_1","first-page":"3619","article-title":"A High Performance Multi-Bit-Width Booth Vector Systolic Accelerator for NAS Optimized Deep Learning Neural Networks","volume":"69","author":"Mingqiang Huang","year":"2022","unstructured":"Mingqiang Huang et al. 2022. A High Performance Multi-Bit-Width Booth Vector Systolic Accelerator for NAS Optimized Deep Learning Neural Networks. IEEE Transactions on Circuits and Systems I: Regular Papers 69, 9 (2022), 3619--3631.","journal-title":"IEEE Transactions on Circuits and Systems I: Regular Papers"},{"volume-title":"Proceedings of the 27th Asia and South Pacific Design Automation Conference (ASP-DAC). 684--689","author":"Yuxuan","key":"e_1_3_2_1_9_1","unstructured":"Yuxuan Huang et al. 2022. Sparsity-Aware Non-Volatile Computing-in-Memory Macro with Analog Switch Array and Low-Resolution Current-Mode ADC. In Proceedings of the 27th Asia and South Pacific Design Automation Conference (ASP-DAC). 684--689."},{"key":"e_1_3_2_1_10_1","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2022.3200515"},{"key":"e_1_3_2_1_11_1","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2020.3039206"},{"key":"e_1_3_2_1_12_1","doi-asserted-by":"crossref","first-page":"1871","DOI":"10.1109\/JSSC.2023.3269098","article-title":"IMPACT: A 1-to-4b 813-TOPS\/W 22-nm FD-SOI Compute-in-Memory CNN Accelerator Featuring a 4.2-POPS\/W 146-TOPS\/mm2 CIM-SRAM With Multi-Bit Analog Batch-Normalization","volume":"58","author":"Adrian Kneip","year":"2023","unstructured":"Adrian Kneip et al. 2023. IMPACT: A 1-to-4b 813-TOPS\/W 22-nm FD-SOI Compute-in-Memory CNN Accelerator Featuring a 4.2-POPS\/W 146-TOPS\/mm2 CIM-SRAM With Multi-Bit Analog Batch-Normalization. IEEE Journal of SolidState Circuits 58, 7 (2023), 1871--1884.","journal-title":"IEEE Journal of SolidState Circuits"},{"volume-title":"2024 IEEE Custom Integrated Circuits Conference (CICC). 1--2.","author":"Kai","key":"e_1_3_2_1_13_1","unstructured":"Kai Li et al. 2024. A 29.12 TOPS\/W and 1.13 TOPS\/mm2 NAS-Optimized Mixed-Precision DNN Accelerator with Vector Split- and-Combination Systolic in 28nm CMOS. In 2024 IEEE Custom Integrated Circuits Conference (CICC). 1--2."},{"key":"e_1_3_2_1_14_1","doi-asserted-by":"crossref","first-page":"821","DOI":"10.1109\/JETCAS.2022.3212314","article-title":"An Energy-Efficient Mixed-Bit CNN Accelerator With Column Parallel Readout for ReRAM-Based In-Memory Computing","volume":"12","author":"Dingbang Liu","year":"2022","unstructured":"Dingbang Liu et al. 2022. An Energy-Efficient Mixed-Bit CNN Accelerator With Column Parallel Readout for ReRAM-Based In-Memory Computing. IEEE Journal on Emerging and Selected Topics in Circuits and Systems 12 (2022), 821--834.","journal-title":"IEEE Journal on Emerging and Selected Topics in Circuits and Systems"},{"key":"e_1_3_2_1_15_1","volume-title":"Darts: Differentiable Architecture Search. arXiv preprint arXiv:1806.09055","author":"Hanxiao Liu","year":"2018","unstructured":"Hanxiao Liu et al. 2018. Darts: Differentiable Architecture Search. arXiv preprint arXiv:1806.09055 (2018)."},{"volume-title":"Automation & Test in Europe Conference & Exhibition (DATE). 1--2.","author":"Changhai","key":"e_1_3_2_1_16_1","unstructured":"Changhai Man et al. 2023. RankSearch: An Automatic Rank Search Towards Optimal Tensor Compression for Video LSTM Networks on Edge. In 2023 Design, Automation & Test in Europe Conference & Exhibition (DATE). 1--2."},{"volume-title":"2021 31st International Conference on Field-Programmable Logic and Applications (FPL). 9--16","author":"Jian","key":"e_1_3_2_1_17_1","unstructured":"Jian Meng et al. 2021. FixyFPGA: Efficient FPGA Accelerator for Deep Neural Networks with High Element-Wise Sparsity and without External Memory Access. In 2021 31st International Conference on Field-Programmable Logic and Applications (FPL). 9--16."},{"key":"e_1_3_2_1_18_1","doi-asserted-by":"publisher","DOI":"10.1109\/TNNLS.2020.2979670"},{"key":"e_1_3_2_1_19_1","first-page":"5977","article-title":"A 65 nm 73 kb SRAM-Based Computing-In-Memory Macro With Dynamic-Sparsity Controlling","volume":"69","author":"Xin Qiao","year":"2022","unstructured":"Xin Qiao et al. 2022. A 65 nm 73 kb SRAM-Based Computing-In-Memory Macro With Dynamic-Sparsity Controlling. IEEE Transactions on Circuits and Systems II: Express Briefs 69 (2022), 5977--2981.","journal-title":"IEEE Transactions on Circuits and Systems II: Express Briefs"},{"volume-title":"Proceedings of the IEEE conference on computer vision and pattern recognition (CVPR). 8604--8612","author":"Kuan","key":"e_1_3_2_1_20_1","unstructured":"Kuan Wang et al. 2019. HAQ: Hardware-Aware Automated Quantization with Mixed Precision. In Proceedings of the IEEE conference on computer vision and pattern recognition (CVPR). 8604--8612."},{"volume-title":"BSQ: Exploring Bit-Level Sparsity for Mixed-Precision Neural Network Quantization. In International Conference on Learning Representations (ICLR).","author":"Huanrui","key":"e_1_3_2_1_21_1","unstructured":"Huanrui Yang et al. 2020. BSQ: Exploring Bit-Level Sparsity for Mixed-Precision Neural Network Quantization. In International Conference on Learning Representations (ICLR)."},{"key":"e_1_3_2_1_22_1","doi-asserted-by":"crossref","unstructured":"Shuxin Yang et al. 2024. LAMPS: A Layer-wised Mixed-Precision-and-Sparsity Accelerator for NAS-Optimized CNNs on FPGA. In 2024 IEEE 32nd Annual International Symposium on Field-Programmable Custom Computing Machines (FCCM). 90--96.","DOI":"10.1109\/FCCM60383.2024.00019"},{"key":"e_1_3_2_1_23_1","doi-asserted-by":"crossref","first-page":"2560","DOI":"10.1109\/JSSC.2022.3148273","article-title":"STICKER-IM: A 65 nm Computing-in-Memory NN Processor Using Block-Wise Sparsity Optimization and Inter\/Intra-Macro Data Reuse","volume":"57","author":"Jinshan Yue","year":"2022","unstructured":"Jinshan Yue et al. 2022. STICKER-IM: A 65 nm Computing-in-Memory NN Processor Using Block-Wise Sparsity Optimization and Inter\/Intra-Macro Data Reuse. IEEE Journal of Solid-State Circuits 57 (2022), 2560--2573.","journal-title":"IEEE Journal of Solid-State Circuits"},{"volume-title":"Proceedings of the 59th ACM\/IEEE Design Automation Conference (DAC). 109--114","author":"He","key":"e_1_3_2_1_24_1","unstructured":"He Zhang et al. 2022. CP-SRAM: charge-pulsation SRAM marco for ultra-high energy-efficiency computing-in-memory. In Proceedings of the 59th ACM\/IEEE Design Automation Conference (DAC). 109--114."}],"event":{"name":"ASPDAC '25: 30th Asia and South Pacific Design Automation Conference","sponsor":["SIGDA ACM Special Interest Group on Design Automation","IEICE","IPSJ","IEEE CAS","IEEE CEDA"],"location":"Tokyo Japan","acronym":"ASPDAC '25"},"container-title":["Proceedings of the 30th Asia and South Pacific Design Automation Conference"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3658617.3697682","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/3658617.3697682","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,19]],"date-time":"2025-06-19T01:17:49Z","timestamp":1750295869000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3658617.3697682"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2025,1,20]]},"references-count":24,"alternative-id":["10.1145\/3658617.3697682","10.1145\/3658617"],"URL":"https:\/\/doi.org\/10.1145\/3658617.3697682","relation":{},"subject":[],"published":{"date-parts":[[2025,1,20]]},"assertion":[{"value":"2025-03-04","order":3,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}