{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,1,18]],"date-time":"2026-01-18T06:46:51Z","timestamp":1768718811935,"version":"3.49.0"},"publisher-location":"New York, NY, USA","reference-count":14,"publisher":"ACM","license":[{"start":{"date-parts":[[2025,1,20]],"date-time":"2025-01-20T00:00:00Z","timestamp":1737331200000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"funder":[{"name":"Funded by the National Natural Science Foundation of China (62122021) and the Fundamental Research Funds for the Central Universities.","award":["62122021"],"award-info":[{"award-number":["62122021"]}]}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2025,1,20]]},"DOI":"10.1145\/3658617.3697702","type":"proceedings-article","created":{"date-parts":[[2025,3,4]],"date-time":"2025-03-04T14:23:57Z","timestamp":1741098237000},"page":"197-203","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":3,"title":["Analog Circuit Transfer Method Across Technology Nodes via Transistor Behavior"],"prefix":"10.1145","author":[{"ORCID":"https:\/\/orcid.org\/0009-0001-1198-6915","authenticated-orcid":false,"given":"Haochang","family":"Zhi","sequence":"first","affiliation":[{"name":"Southeast University, Nanjing, China"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0003-0403-6767","authenticated-orcid":false,"given":"Jintao","family":"Li","sequence":"additional","affiliation":[{"name":"Shenzhen Institute for Advanced Study, UESTC, Shenzhen, China"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-6575-1839","authenticated-orcid":false,"given":"Yun","family":"Li","sequence":"additional","affiliation":[{"name":"Shenzhen Institute for Advanced Study, UESTC, Shenzhen, China"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0001-5520-1326","authenticated-orcid":false,"given":"Weiwei","family":"Shan","sequence":"additional","affiliation":[{"name":"Southeast University, Nanjing, China"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"320","published-online":{"date-parts":[[2025,3,4]]},"reference":[{"key":"e_1_3_2_1_1_1","doi-asserted-by":"publisher","DOI":"10.1109\/TCPMT.2022.3207195"},{"key":"e_1_3_2_1_2_1","first-page":"44","volume-title":"Kevin Duda. Sapphire Rapids: The Next-Generation Intel Xeon Scalable Processor. In 2022 IEEE International Solid-State Circuits Conference (ISSCC)","volume":"65","author":"Nassif Nevine","year":"2022","unstructured":"Nevine Nassif, Ashley O. Munch, Carleton L. Molnar, Gerald Pasdast, Sitaraman V. Lyer, Zibing Yang, Oscar Mendoza, Mark Huddart, Srikrishnan Venkataraman, Sireesha Kandula, Rafi Marom, Alexandra M. Kern, Bill Bowhill, David R. Mulvihill, Srikanth Nimmagadda, Varma Kalidindi, Jonathan Krause, Mohammad M. Haq, Roopali Sharma, and Kevin Duda. Sapphire Rapids: The Next-Generation Intel Xeon Scalable Processor. In 2022 IEEE International Solid-State Circuits Conference (ISSCC), volume 65, pages 44--46, February 2022. ISSN: 2376--8606."},{"key":"e_1_3_2_1_3_1","first-page":"930","volume-title":"Kaisheng Ma. Heterogeneous Die-to-Die Interfaces: Enabling More Flexible Chiplet Interconnection Systems. In 2023 56th IEEE\/ACM International Symposium on Microarchitecture (MICRO)","author":"Feng Yinxiao","year":"2023","unstructured":"Yinxiao Feng, Dong Xiang, and Kaisheng Ma. Heterogeneous Die-to-Die Interfaces: Enabling More Flexible Chiplet Interconnection Systems. In 2023 56th IEEE\/ACM International Symposium on Microarchitecture (MICRO), pages 930--943, October 2023."},{"key":"e_1_3_2_1_4_1","first-page":"114","volume-title":"Die-to-Die Chiplet Using NRZ Single-Ended Transceiver With Equalization Schemes And Training Techniques. In 2023 IEEE International Solid-State Circuits Conference (ISSCC)","author":"Seong Kihwan","year":"2023","unstructured":"Kihwan Seong, Donguk Park, Gyeomje Bae, Hyunwoo Lee, Youngseob Suh, Wooseuk Oh, Hyemun Lee, Juyoung Kim, Takgun Lee, Geonhoo Mo, Sukhyun Jung, Dongcheol Choi, Byoung-Joo Yoo, Sanghune Park, Hyo-Gyuem Rhew, and Jongshin Shin. A 4nm 32Gb\/s 8Tb\/s\/mm Die-to-Die Chiplet Using NRZ Single-Ended Transceiver With Equalization Schemes And Training Techniques. In 2023 IEEE International Solid-State Circuits Conference (ISSCC), pages 114--116, February 2023. ISSN: 2376--8606."},{"key":"e_1_3_2_1_5_1","doi-asserted-by":"publisher","DOI":"10.1109\/JPROC.1998.658762"},{"key":"e_1_3_2_1_6_1","doi-asserted-by":"publisher","DOI":"10.1109\/DAC56929.2023.10247739"},{"key":"e_1_3_2_1_7_1","doi-asserted-by":"publisher","DOI":"10.5555\/1823196"},{"key":"e_1_3_2_1_8_1","doi-asserted-by":"publisher","DOI":"10.1109\/DAC18072.2020.9218757"},{"key":"e_1_3_2_1_9_1","first-page":"1","volume-title":"Yan Wang. DC-Model: A New Method for Assisting the Analog Circuit Optimization. In 2023 24th International Symposium on Quality Electronic Design (ISQED)","author":"Wang Yuan","year":"2023","unstructured":"Yuan Wang, Jian Xin, Haixu Liu, Qian Qin, Chenkai Chai, Yukai Lu, Jinglei Hao, Jianhao Xiao, Zuochang Ye, and Yan Wang. DC-Model: A New Method for Assisting the Analog Circuit Optimization. In 2023 24th International Symposium on Quality Electronic Design (ISQED), pages 1--7, April 2023. ISSN: 1948--3295."},{"key":"e_1_3_2_1_10_1","first-page":"65","volume-title":"Yan Wang. Topology Generic DC-Model for Accelerating Analog Circuit Optimization. In 2023 International Symposium of Electronics Design Automation (ISEDA)","author":"Wang Yuan","year":"2023","unstructured":"Yuan Wang, Jian Xin, Jiahao Fang, Xiaofeng Chen, Haixu Liu, Qian Qin, Chenkai Chai, Yukai Lu, Jinglei Hao, Jianhao Xiao, Zuochang Ye, and Yan Wang. Topology Generic DC-Model for Accelerating Analog Circuit Optimization. In 2023 International Symposium of Electronics Design Automation (ISEDA), pages 65--70, May 2023."},{"key":"e_1_3_2_1_11_1","doi-asserted-by":"publisher","DOI":"10.1109\/SMELEC.2000.932442"},{"key":"e_1_3_2_1_12_1","doi-asserted-by":"publisher","DOI":"10.1109\/4.535416"},{"key":"e_1_3_2_1_13_1","volume-title":"Analoggym: An open and practical testing suite for analog circuit synthesis","author":"Li Jintao","year":"2024","unstructured":"Jintao Li, Haochang Zhi, Ruiyu Lyu, Wangzhen Li, Zhaori Bi, Keren Zhu, Yanhan Zeng, Weiwei Shan, Changhao Yan, Fan Yang, Yun Li, and Xuan Zeng. Analoggym: An open and practical testing suite for analog circuit synthesis, 2024."},{"key":"e_1_3_2_1_14_1","doi-asserted-by":"publisher","DOI":"10.1109\/81.948432"}],"event":{"name":"ASPDAC '25: 30th Asia and South Pacific Design Automation Conference","location":"Tokyo Japan","acronym":"ASPDAC '25","sponsor":["SIGDA ACM Special Interest Group on Design Automation","IEICE","IPSJ","IEEE CAS","IEEE CEDA"]},"container-title":["Proceedings of the 30th Asia and South Pacific Design Automation Conference"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3658617.3697702","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/3658617.3697702","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,19]],"date-time":"2025-06-19T01:17:49Z","timestamp":1750295869000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3658617.3697702"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2025,1,20]]},"references-count":14,"alternative-id":["10.1145\/3658617.3697702","10.1145\/3658617"],"URL":"https:\/\/doi.org\/10.1145\/3658617.3697702","relation":{},"subject":[],"published":{"date-parts":[[2025,1,20]]},"assertion":[{"value":"2025-03-04","order":3,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}