{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,11,21]],"date-time":"2025-11-21T11:33:18Z","timestamp":1763724798627,"version":"3.41.0"},"publisher-location":"New York, NY, USA","reference-count":40,"publisher":"ACM","license":[{"start":{"date-parts":[[2025,1,20]],"date-time":"2025-01-20T00:00:00Z","timestamp":1737331200000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/creativecommons.org\/licenses\/by-nd\/4.0\/"}],"funder":[{"name":"Synopsys"},{"name":"SRC","award":["3173.001"],"award-info":[{"award-number":["3173.001"]}]}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2025,1,20]]},"DOI":"10.1145\/3658617.3697722","type":"proceedings-article","created":{"date-parts":[[2025,3,4]],"date-time":"2025-03-04T14:23:57Z","timestamp":1741098237000},"page":"1112-1119","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":3,"title":["Area-Oriented Optimization After Standard-Cell Mapping"],"prefix":"10.1145","author":[{"ORCID":"https:\/\/orcid.org\/0000-0001-7948-8894","authenticated-orcid":false,"given":"Andrea","family":"Costamagna","sequence":"first","affiliation":[{"name":"EPFL, Lausanne, Vaud, Switzerland"}]},{"ORCID":"https:\/\/orcid.org\/0000-0003-1312-2907","authenticated-orcid":false,"given":"Alessandro Tempia","family":"Calvino","sequence":"additional","affiliation":[{"name":"EPFL, Lausanne, Switzerland"}]},{"ORCID":"https:\/\/orcid.org\/0009-0004-1303-6261","authenticated-orcid":false,"given":"Alan","family":"Mishchenko","sequence":"additional","affiliation":[{"name":"UC Berkeley, Berkeley, USA"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-7827-3215","authenticated-orcid":false,"given":"Giovanni","family":"De Micheli","sequence":"additional","affiliation":[{"name":"EPFL, Lausanne, Switzerland"}]}],"member":"320","published-online":{"date-parts":[[2025,3,4]]},"reference":[{"key":"e_1_3_2_1_1_1","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.2017.8203799"},{"key":"e_1_3_2_1_2_1","volume-title":"Automation & Test in Europe Conference & Exhibition (DATE). IEEE, 755--760","author":"Amar\u00fa Luca","year":"2018","unstructured":"Luca Amar\u00fa, Mathias Soeken, Patrick Vuillod, Jiong Luo, Alan Mishchenko, Janet Olson, Robert Brayton, and Giovanni De Micheli. 2018. Improvements to boolean resynthesis. In 2018 Design, Automation & Test in Europe Conference & Exhibition (DATE). IEEE, 755--760."},{"key":"e_1_3_2_1_3_1","doi-asserted-by":"publisher","DOI":"10.23919\/DATE.2017.7927194"},{"volume-title":"Iterative remapping for logic circuits","author":"Benini Luca","key":"e_1_3_2_1_4_1","unstructured":"Luca Benini, Patrick Vuillod, and Giovanni De Micheli. 1998. Iterative remapping for logic circuits. IEEE transactions on computer-aided design of integrated circuits and systems, 17, 10, 948--964."},{"key":"e_1_3_2_1_5_1","volume-title":"Automation & Test in Europe Conference & Exhibition (DATE). IEEE, 1--6.","author":"Calvino Alessandro Tempia","year":"2024","unstructured":"Alessandro Tempia Calvino and Giovanni De Micheli. 2024. Scalable logic rewriting using don't cares. In 2024 Design, Automation & Test in Europe Conference & Exhibition (DATE). IEEE, 1--6."},{"key":"e_1_3_2_1_6_1","doi-asserted-by":"publisher","DOI":"10.1109\/DAC56929.2023.10247905"},{"volume-title":"On algorithms for technology mapping","author":"Chatterjee Satrajit","key":"e_1_3_2_1_7_1","unstructured":"Satrajit Chatterjee. 2007. On algorithms for technology mapping. University of California, Berkeley."},{"key":"e_1_3_2_1_8_1","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2006.882484"},{"key":"e_1_3_2_1_9_1","doi-asserted-by":"crossref","unstructured":"Vasek Chvatal. 1979. A greedy heuristic for the set-covering problem. Mathematics of operations research 4 3 233--235.","DOI":"10.1287\/moor.4.3.233"},{"key":"e_1_3_2_1_10_1","doi-asserted-by":"publisher","DOI":"10.1016\/j.mejo.2016.04.006"},{"key":"e_1_3_2_1_11_1","doi-asserted-by":"crossref","unstructured":"Andrea Costamagna Alan Mishchenko Satrajit Chatterjee and Giovanni De Micheli. An enhanced resubstitution algorithm for area-oriented logic optimization. Accepted at the International Symposium On Circuits And Systems (ISCAS) (2024).","DOI":"10.1109\/ISCAS58744.2024.10558264"},{"volume-title":"Handbook of Thin Film Deposition","author":"Dennard Robert H","key":"e_1_3_2_1_12_1","unstructured":"Robert H Dennard, Jin Cai, and Arvind Kumar. 2018. A perspective on today's scaling challenges and possible future directions. In Handbook of Thin Film Deposition. Elsevier, 3--18."},{"key":"e_1_3_2_1_13_1","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.1974.1050511"},{"volume-title":"Logic synthesis and verification algorithms","author":"Hachtel Gary D","key":"e_1_3_2_1_14_1","unstructured":"Gary D Hachtel and Fabio Somenzi. 2005. Logic synthesis and verification algorithms. Springer Science & Business Media."},{"key":"e_1_3_2_1_15_1","doi-asserted-by":"publisher","DOI":"10.1142\/S0129156417400018"},{"key":"e_1_3_2_1_16_1","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-540-27813-9_21"},{"key":"e_1_3_2_1_17_1","doi-asserted-by":"publisher","DOI":"10.1109\/ISMVL.1999.779721"},{"key":"e_1_3_2_1_18_1","doi-asserted-by":"publisher","DOI":"10.1145\/996566.996691"},{"key":"e_1_3_2_1_19_1","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2023.3256341"},{"key":"e_1_3_2_1_20_1","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2021.3108704"},{"key":"e_1_3_2_1_21_1","article-title":"Dagaware synthesis orchestration","author":"Li Yingjie","year":"2024","unstructured":"Yingjie Li, Mingju Liu, Mark Ren, Alan Mishchenko, and Cunxi Yu. 2024. Dagaware synthesis orchestration. IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.","journal-title":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems."},{"key":"e_1_3_2_1_22_1","doi-asserted-by":"publisher","DOI":"10.1145\/3489517.3530462"},{"key":"e_1_3_2_1_23_1","first-page":"212","article-title":"Technology mapping using boolean matching and don't care sets","volume":"90","author":"Mailhot Fr\u00e9d\u00e9ric","year":"1990","unstructured":"Fr\u00e9d\u00e9ric Mailhot and Giovanni De Micheli. 1990. Technology mapping using boolean matching and don't care sets. In EURO-DAC. Vol. 90, 212--216.","journal-title":"EURO-DAC."},{"volume-title":"Synthesis and optimization of digital circuits","author":"Micheli Giovanni De","key":"e_1_3_2_1_24_1","unstructured":"Giovanni De Micheli. 1994. Synthesis and optimization of digital circuits. McGraw-Hill Higher Education."},{"volume-title":"Proc. DAC.","author":"Mishchenko A.","key":"e_1_3_2_1_25_1","unstructured":"A. Mishchenko, S. Chatterjee, and R. Brayton. 2006. DAG-aware AIG rewriting: a fresh look at combinational logic synthesis. In Proc. DAC."},{"key":"e_1_3_2_1_26_1","first-page":"15","article-title":"Scalable logic synthesis using a simple circuit structure","volume":"6","author":"Mishchenko Alan","year":"2006","unstructured":"Alan Mishchenko and Robert Brayton. 2006. Scalable logic synthesis using a simple circuit structure. In Proc. IWLS. Vol. 6, 15--22.","journal-title":"Proc. IWLS."},{"key":"e_1_3_2_1_27_1","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.2011.6105357"},{"key":"e_1_3_2_1_28_1","doi-asserted-by":"publisher","DOI":"10.1145\/2068716.2068720"},{"key":"e_1_3_2_1_29_1","volume-title":"International Conference on Computer Aided Design.","author":"Mishchenko Alan","year":"2004","unstructured":"Alan Mishchenko, Roland Jiang, Satrajit Chatterjee, and Robert Brayton. 2004. Fraigs: functionally reduced and-inv graphs. In International Conference on Computer Aided Design."},{"key":"e_1_3_2_1_30_1","doi-asserted-by":"publisher","DOI":"10.1109\/ASP-DAC58780.2024.10473816"},{"key":"e_1_3_2_1_31_1","doi-asserted-by":"publisher","DOI":"10.1109\/ASP-DAC58780.2024.10473889"},{"key":"e_1_3_2_1_32_1","doi-asserted-by":"crossref","unstructured":"Andr\u00e9 In\u00e1cio Reis and Jody MA Matos. 2018. Physical awareness starting at technology-independent logic synthesis. Advanced Logic Synthesis 69--101.","DOI":"10.1007\/978-3-319-67295-3_4"},{"volume-title":"Progress in Applications of Boolean Functions","author":"Sasao Tsutomu","key":"e_1_3_2_1_33_1","unstructured":"Tsutomu Sasao and Jon Butler. 2022. Progress in Applications of Boolean Functions. Springer Nature."},{"volume-title":"SPFDs: A new approach to flexibility in logic synthesis","author":"Sinha Subarnarekha","key":"e_1_3_2_1_34_1","unstructured":"Subarnarekha Sinha. 2002. SPFDs: A new approach to flexibility in logic synthesis. University of California, Berkeley."},{"key":"e_1_3_2_1_35_1","doi-asserted-by":"publisher","DOI":"10.1145\/237814.237991"},{"key":"e_1_3_2_1_36_1","unstructured":"Mathias Soeken et al. 2018. The epfl logic synthesis libraries. arXiv preprint arXiv:1805.05121."},{"key":"e_1_3_2_1_37_1","doi-asserted-by":"crossref","unstructured":"Vijay V Vazirani. 2001. Approximation algorithms. (2001).","DOI":"10.1007\/3-540-44669-9_6"},{"key":"e_1_3_2_1_38_1","doi-asserted-by":"publisher","DOI":"10.1109\/ISQED.2006.65"},{"key":"e_1_3_2_1_39_1","doi-asserted-by":"publisher","DOI":"10.1109\/ASPDAC.2007.358019"},{"key":"e_1_3_2_1_40_1","unstructured":"Jin S Zhang Subarna Sinha Alan Mishchenko Robert K Brayton and Malgorzata Chrzanowska-Jeske. 2005. Simulation and satisfiability in logic synthesis. computing 7 14."}],"event":{"name":"ASPDAC '25: 30th Asia and South Pacific Design Automation Conference","sponsor":["SIGDA ACM Special Interest Group on Design Automation","IEICE","IPSJ","IEEE CAS","IEEE CEDA"],"location":"Tokyo Japan","acronym":"ASPDAC '25"},"container-title":["Proceedings of the 30th Asia and South Pacific Design Automation Conference"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3658617.3697722","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/3658617.3697722","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,19]],"date-time":"2025-06-19T01:17:49Z","timestamp":1750295869000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3658617.3697722"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2025,1,20]]},"references-count":40,"alternative-id":["10.1145\/3658617.3697722","10.1145\/3658617"],"URL":"https:\/\/doi.org\/10.1145\/3658617.3697722","relation":{},"subject":[],"published":{"date-parts":[[2025,1,20]]},"assertion":[{"value":"2025-03-04","order":3,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}