{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,6,19]],"date-time":"2026-06-19T02:46:20Z","timestamp":1781837180961,"version":"3.54.5"},"publisher-location":"New York, NY, USA","reference-count":23,"publisher":"ACM","license":[{"start":{"date-parts":[[2025,1,20]],"date-time":"2025-01-20T00:00:00Z","timestamp":1737331200000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"funder":[{"DOI":"10.13039\/501100012166","name":"National Key Research and Development Program of China","doi-asserted-by":"publisher","award":["2022YFB2901100"],"award-info":[{"award-number":["2022YFB2901100"]}],"id":[{"id":"10.13039\/501100012166","id-type":"DOI","asserted-by":"publisher"}]},{"DOI":"10.13039\/501100001809","name":"National Natural Science Foundation of China","doi-asserted-by":"publisher","award":["62404021"],"award-info":[{"award-number":["62404021"]}],"id":[{"id":"10.13039\/501100001809","id-type":"DOI","asserted-by":"publisher"}]},{"name":"Beijing Natural Science Foundation","award":["4244107"],"award-info":[{"award-number":["4244107"]}]},{"name":"AI Chip Center for Emerging Smart Systems"}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2025,1,20]]},"DOI":"10.1145\/3658617.3697728","type":"proceedings-article","created":{"date-parts":[[2025,3,4]],"date-time":"2025-03-04T14:23:57Z","timestamp":1741098237000},"page":"886-892","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":3,"title":["FTAFP: A Feedthrough-Aware Floorplanner for Hierarchical Design of Large-Scale SoCs"],"prefix":"10.1145","author":[{"ORCID":"https:\/\/orcid.org\/0009-0006-7575-4503","authenticated-orcid":false,"given":"Zirui","family":"Li","sequence":"first","affiliation":[{"name":"Beijing Univ. of Posts and Telecommunications, Beijing, China"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0009-0006-8959-9604","authenticated-orcid":false,"given":"Kanglin","family":"Tian","sequence":"additional","affiliation":[{"name":"Beijing Univ. of Posts and Telecommunications, Beijing, China"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-1581-3536","authenticated-orcid":false,"given":"Jianwang","family":"Zhai","sequence":"additional","affiliation":[{"name":"Beijing Univ. of Posts and Telecommunications, Beijing, China"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0009-0009-6047-0761","authenticated-orcid":false,"given":"Zixuan","family":"Li","sequence":"additional","affiliation":[{"name":"Beijing Univ. of Posts and Telecommunications, Beijing, China"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0009-0006-1563-3179","authenticated-orcid":false,"given":"Shixiong","family":"Kai","sequence":"additional","affiliation":[{"name":"Huawei Noah's Ark Lab, Beijing, China"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0000-0001-6239-6774","authenticated-orcid":false,"given":"Siyuan","family":"Xu","sequence":"additional","affiliation":[{"name":"Huawei Noah's Ark Lab, Shenzhen, China"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0000-0001-6406-4810","authenticated-orcid":false,"given":"Bei","family":"Yu","sequence":"additional","affiliation":[{"name":"Chinese Univ. of Hong Kong, Hong Kong, Hong Kong"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0000-0003-0502-8523","authenticated-orcid":false,"given":"Kang","family":"Zhao","sequence":"additional","affiliation":[{"name":"Beijing Univ. of Posts and Telecommunications, Beijing, China"}],"role":[{"vocabulary":"crossref","role":"author"}]}],"member":"320","published-online":{"date-parts":[[2025,3,4]]},"reference":[{"key":"e_1_3_2_1_1_1","doi-asserted-by":"publisher","DOI":"10.14257\/ijhit.2016.9.1.24"},{"key":"e_1_3_2_1_2_1","doi-asserted-by":"crossref","unstructured":"I.-L. Tseng \"Challenges in floorplanning and macro placement for modern SoCs \" in ACM International Symposium on Physical Design (ISPD) 2024 p. 71--72.","DOI":"10.1145\/3626184.3639695"},{"key":"e_1_3_2_1_3_1","first-page":"388","volume-title":"Floorplanning challenges in early chip planning,\" in IEEE International System-on-Chip Conference (SOCC)","author":"Shin J.","year":"2011","unstructured":"J. Shin, J. Darringer, G. Luo, M. Aharoni, A. Lvov, G.-J. Nam, and M. Healy, \"Floorplanning challenges in early chip planning,\" in IEEE International System-on-Chip Conference (SOCC), 2011, pp. 388--393."},{"key":"e_1_3_2_1_4_1","first-page":"125","volume-title":"Circuits and Systems (ICCCAS)","author":"Hong Y.","year":"2022","unstructured":"Y. Hong, C. Huang, Y. Gao, and C. Li, \"Channel based soc feedthrough insertion methodology,\" in International Conference on Communications, Circuits and Systems (ICCCAS), 2022, pp. 125--130."},{"key":"e_1_3_2_1_5_1","first-page":"137","volume-title":"Reclaiming over-the-IP-block routing resources with buffering-aware rectilinear Steiner minimum tree construction,\" in IEEE\/ACM International Conference on Computer-Aided Design (ICCAD)","author":"Zhang Y.","year":"2012","unstructured":"Y. Zhang, A. Chakraborty, S. Chowdhury, and D. Z. Pan, \"Reclaiming over-the-IP-block routing resources with buffering-aware rectilinear Steiner minimum tree construction,\" in IEEE\/ACM International Conference on Computer-Aided Design (ICCAD), 2012, pp. 137--143."},{"key":"e_1_3_2_1_6_1","first-page":"1","volume-title":"Handling orientation and aspect ratio of modules in electrostatics-based large scale fixed-outline floorplanning,\" in IEEE\/ACM International Conference on Computer-Aided Design (ICCAD)","author":"Huang F.","year":"2023","unstructured":"F. Huang, D. Liu, X. Li, B. Yu, and W. Zhu, \"Handling orientation and aspect ratio of modules in electrostatics-based large scale fixed-outline floorplanning,\" in IEEE\/ACM International Conference on Computer-Aided Design (ICCAD), 2023, pp. 1--9."},{"key":"e_1_3_2_1_7_1","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2022.3213609"},{"key":"e_1_3_2_1_8_1","first-page":"115","volume-title":"Stable-lse based analytical placement with overlap removable length,\" in Workshop on Synthesis And System Integration of Mixed Information technologies (SASIMI)","author":"Kuwano M.","year":"2010","unstructured":"M. Kuwano and Y. Takashima, \"Stable-lse based analytical placement with overlap removable length,\" in Workshop on Synthesis And System Integration of Mixed Information technologies (SASIMI), 2010, pp. 115--120."},{"key":"e_1_3_2_1_9_1","first-page":"18","volume-title":"Implementation and extensibility of an analytic placer,\" in ACM International Symposium on Physical Design (ISPD)","author":"Kahng A. B.","year":"2004","unstructured":"A. B. Kahng and Q. Wang, \"Implementation and extensibility of an analytic placer,\" in ACM International Symposium on Physical Design (ISPD), 2004, pp. 18--25."},{"key":"e_1_3_2_1_10_1","doi-asserted-by":"publisher","DOI":"10.1109\/43.552084"},{"key":"e_1_3_2_1_11_1","doi-asserted-by":"publisher","DOI":"10.1016\/j.asoc.2015.10.045"},{"key":"e_1_3_2_1_12_1","first-page":"8","volume-title":"Corner block list: An effective and efficient topological representation of non-slicing floorplan,\" in IEEE\/ACM International Conference on Computer-Aided Design (ICCAD)","author":"Hong X.","year":"2000","unstructured":"X. Hong, G. Huang, Y. Cai, J. Gu, S. Dong, C.-K. Cheng, and J. Gu, \"Corner block list: An effective and efficient topological representation of non-slicing floorplan,\" in IEEE\/ACM International Conference on Computer-Aided Design (ICCAD), 2000, pp. 8--12."},{"key":"e_1_3_2_1_13_1","first-page":"53","volume-title":"Structural planning of 3D-IC interconnects by block alignment,\" in IEEE\/ACM Asia and South Pacific Design Automation Conference (ASPDAC)","author":"Knechtel J.","year":"2014","unstructured":"J. Knechtel, E. F. Y. Young, and J. Lienig, \"Structural planning of 3D-IC interconnects by block alignment,\" in IEEE\/ACM Asia and South Pacific Design Automation Conference (ASPDAC), 2014, pp. 53--60."},{"key":"e_1_3_2_1_14_1","volume-title":"a new representation for non-slicing floorplans,\" in ACM\/IEEE Design Automation Conference (DAC)","author":"Chang Y.-C.","year":"2000","unstructured":"Y.-C. Chang, Y.-W. Chang, G.-M. Wu, and S.-W. Wu, \"B*-Trees: a new representation for non-slicing floorplans,\" in ACM\/IEEE Design Automation Conference (DAC), 2000, p. 458--463."},{"key":"e_1_3_2_1_15_1","first-page":"507","volume-title":"A corner stitching compliant B*-tree representation and its applications to analog placement,\" in IEEE\/ACM International Conference on Computer-Aided Design (ICCAD)","author":"Tsao H.-F.","year":"2011","unstructured":"H.-F. Tsao, P.-Y. Chou, S.-L. Huang, Y.-W. Chang, M. P.-H. Lin, D.-P. Chen, and D. Liu, \"A corner stitching compliant B*-tree representation and its applications to analog placement,\" in IEEE\/ACM International Conference on Computer-Aided Design (ICCAD), 2011, pp. 507--511."},{"key":"e_1_3_2_1_16_1","doi-asserted-by":"publisher","DOI":"10.1145\/3555804"},{"key":"e_1_3_2_1_17_1","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2024.3363666"},{"key":"e_1_3_2_1_18_1","first-page":"324","volume-title":"Learn to floorplan through acquisition of effective local search heuristics,\" in IEEE International Conference on Computer Design (ICCD)","author":"He Z.","year":"2020","unstructured":"Z. He, Y. Ma, L. Zhang, P. Liao, N. Wong, B. Yu, and M. D. Wong, \"Learn to floorplan through acquisition of effective local search heuristics,\" in IEEE International Conference on Computer Design (ICCD), 2020, pp. 324--331."},{"key":"e_1_3_2_1_19_1","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2021.3131550"},{"key":"e_1_3_2_1_20_1","first-page":"2692","volume-title":"Generalizable floorplanner through corner block list representation and hypergraph embedding,\" in ACM International Conference on Knowledge Discovery and Data Mining (KDD)","author":"Amini M.","year":"2022","unstructured":"M. Amini, Z. Zhang, S. Penmetsa, Y. Zhang, J. Hao, and W. Liu, \"Generalizable floorplanner through corner block list representation and hypergraph embedding,\" in ACM International Conference on Knowledge Discovery and Data Mining (KDD), 2022, pp. 2692--2702."},{"key":"e_1_3_2_1_21_1","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2008.925792"},{"key":"e_1_3_2_1_22_1","volume-title":"GSRC benchmarks. [Online]. Available: http:\/\/vlsicad.eecs.umich.edu\/BK\/GSRCbench\/","author":"Dai W.","year":"2000","unstructured":"W. Dai, L. Wu, and S. Zhang. (2000) GSRC benchmarks. [Online]. Available: http:\/\/vlsicad.eecs.umich.edu\/BK\/GSRCbench\/"},{"key":"e_1_3_2_1_23_1","unstructured":"M. C. of North Carolina (MCNC). (2000) MCNC benchmarks. [Online]. Available: http:\/\/vlsicad.eecs.umich.edu\/BK\/MCNCbench\/"}],"event":{"name":"ASPDAC '25: 30th Asia and South Pacific Design Automation Conference","location":"Tokyo Japan","acronym":"ASPDAC '25","sponsor":["SIGDA ACM Special Interest Group on Design Automation","IEICE","IPSJ","IEEE CAS","IEEE CEDA"]},"container-title":["Proceedings of the 30th Asia and South Pacific Design Automation Conference"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3658617.3697728","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/3658617.3697728","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,19]],"date-time":"2025-06-19T01:17:49Z","timestamp":1750295869000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3658617.3697728"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2025,1,20]]},"references-count":23,"alternative-id":["10.1145\/3658617.3697728","10.1145\/3658617"],"URL":"https:\/\/doi.org\/10.1145\/3658617.3697728","relation":{},"subject":[],"published":{"date-parts":[[2025,1,20]]},"assertion":[{"value":"2025-03-04","order":3,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}