{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,3,27]],"date-time":"2026-03-27T17:04:38Z","timestamp":1774631078188,"version":"3.50.1"},"publisher-location":"New York, NY, USA","reference-count":30,"publisher":"ACM","license":[{"start":{"date-parts":[[2025,1,20]],"date-time":"2025-01-20T00:00:00Z","timestamp":1737331200000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2025,1,20]]},"DOI":"10.1145\/3658617.3697730","type":"proceedings-article","created":{"date-parts":[[2025,3,4]],"date-time":"2025-03-04T14:23:57Z","timestamp":1741098237000},"page":"893-899","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":3,"title":["Mixed-Size Placement Prototyping Based on Reinforcement Learning with Semi-Concurrent Optimization"],"prefix":"10.1145","author":[{"ORCID":"https:\/\/orcid.org\/0000-0001-6258-3588","authenticated-orcid":false,"given":"Cheng-Yu","family":"Chiang","sequence":"first","affiliation":[{"name":"National Taiwan Univ., Taipei, Taiwan"}]},{"ORCID":"https:\/\/orcid.org\/0009-0006-7512-8633","authenticated-orcid":false,"given":"Yi-Hsien","family":"Chiang","sequence":"additional","affiliation":[{"name":"National Taiwan Univ., Taipei, Taiwan"}]},{"ORCID":"https:\/\/orcid.org\/0009-0006-3118-9274","authenticated-orcid":false,"given":"Chao-Chi","family":"Lan","sequence":"additional","affiliation":[{"name":"National Taiwan Univ., Taipei, Taiwan"}]},{"ORCID":"https:\/\/orcid.org\/0009-0005-3519-9421","authenticated-orcid":false,"given":"Yang","family":"Hsu","sequence":"additional","affiliation":[{"name":"National Taiwan Univ., Taipei, Taiwan"}]},{"ORCID":"https:\/\/orcid.org\/0009-0006-9192-0217","authenticated-orcid":false,"given":"Che-Ming","family":"Chang","sequence":"additional","affiliation":[{"name":"National Taiwan Univ., Taipei, Taiwan"}]},{"ORCID":"https:\/\/orcid.org\/0009-0009-8898-9928","authenticated-orcid":false,"given":"Shao-Chi","family":"Huang","sequence":"additional","affiliation":[{"name":"National Taiwan Univ., Taipei, Taiwan"}]},{"ORCID":"https:\/\/orcid.org\/0009-0005-2649-9705","authenticated-orcid":false,"given":"Sheng-Hua","family":"Wang","sequence":"additional","affiliation":[{"name":"National Taiwan Univ., Taipei, Taiwan"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-0564-5719","authenticated-orcid":false,"given":"Yao-Wen","family":"Chang","sequence":"additional","affiliation":[{"name":"National Taiwan Univ., Taipei, Taiwan"}]},{"ORCID":"https:\/\/orcid.org\/0000-0001-8173-3131","authenticated-orcid":false,"given":"Hung-Ming","family":"Chen","sequence":"additional","affiliation":[{"name":"National Yang Ming Chiao Tung Univ., Hsinchu, Taiwan"}]}],"member":"320","published-online":{"date-parts":[[2025,3,4]]},"reference":[{"issue":"5","key":"e_1_3_2_1_1_1","first-page":"1","article-title":"Machine learning for electronic design automation: A survey","volume":"26","author":"Huang G.","year":"2021","unstructured":"G. Huang, J. Hu, Y. He, J. Liu, M. Ma, Z. Shen, J. Wu, Y. Xu, H. Zhang, K. Zhong et al., \"Machine learning for electronic design automation: A survey,\" ACM Tran. on DAES, vol. 26, no. 5, pp. 1--46, 2021.","journal-title":"ACM Tran. on DAES"},{"key":"e_1_3_2_1_2_1","first-page":"472","volume-title":"Rectangle-packing-based module placement,\" in Proc. of ICCAD","author":"Murata H.","year":"1995","unstructured":"H. Murata, K. Fujiyoshi, S. Nakatake, and Y. Kajitani, \"Rectangle-packing-based module placement,\" in Proc. of ICCAD, San Jose, California, November 1995, pp. 472--479."},{"key":"e_1_3_2_1_3_1","first-page":"458","volume-title":"A new representation for non-slicing floorplans,\" in Proc. of DAC","author":"Chang Y.-C.","year":"2000","unstructured":"Y.-C. Chang, Y.-W. Chang, G.-M. Wu, and S.-W. Wu, \"B*-trees: A new representation for non-slicing floorplans,\" in Proc. of DAC, New York, NY, June 2000, pp. 458--463."},{"key":"e_1_3_2_1_4_1","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2008.927760"},{"key":"e_1_3_2_1_5_1","doi-asserted-by":"publisher","DOI":"10.1109\/43.67789"},{"key":"e_1_3_2_1_6_1","first-page":"135","volume-title":"FastPlace 3.0: A fast multilevel quadratic placement algorithm with placement congestion control,\" in Proc. of DAC","author":"Viswanathan N.","year":"2007","unstructured":"N. Viswanathan, M. Pan, and C. Chu, \"FastPlace 3.0: A fast multilevel quadratic placement algorithm with placement congestion control,\" in Proc. of DAC, San Diego, California, June 2007, pp. 135--140."},{"key":"e_1_3_2_1_7_1","first-page":"193","volume-title":"MAPLE: Multilevel adaptive placement for mixed-size designs,\" in Proc. of ISPD","author":"Kim M.-C.","year":"2012","unstructured":"M.-C. Kim, N. Viswanathan, C. J. Alpert, I. L. Markov, and S. Ramji, \"MAPLE: Multilevel adaptive placement for mixed-size designs,\" in Proc. of ISPD, San Francisco, California, June 2012, pp. 193--200."},{"key":"e_1_3_2_1_8_1","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2008.923063"},{"key":"e_1_3_2_1_9_1","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2017.2712665"},{"key":"e_1_3_2_1_10_1","volume-title":"Teng et al., \"ePlace-MS: Electrostatics-based placement for mixed-size circuits,\" IEEE Tran. on CAD","author":"Lu J.","unstructured":"J. Lu, H. Zhuang, P. Chen, H. Chang, C.-C. Chang, Y.-C. Wong, L. Sha, D. Huang, Y. Luo, C.-C. Teng et al., \"ePlace-MS: Electrostatics-based placement for mixed-size circuits,\" IEEE Tran. on CAD, vol. 34, no. 5, pp. 685--698, 2015."},{"key":"e_1_3_2_1_11_1","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2018.2859220"},{"key":"e_1_3_2_1_12_1","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2023.3240132"},{"key":"e_1_3_2_1_13_1","first-page":"149","volume-title":"USA","author":"Agnesina A.","year":"2023","unstructured":"A. Agnesina, P. Rajvanshi, T. Yang, G. Pradipta, A. Jiao, B. Keller, B. Khailany, and H. Ren, \"AutoDMP: Automated dreamplace-based macro placement,\" in Proc. of ISPD, Virtual Event, USA, March 2023, pp. 149--157."},{"key":"e_1_3_2_1_14_1","volume-title":"Floorplanning with graph attention,\" in Proc. of DAC","author":"Liu Y.","year":"2022","unstructured":"Y. Liu, Z. Ju, Z. Li, M. Dong, H. Zhou, J. Wang, F. Yang, X. Zeng, and L. Shang, \"Floorplanning with graph attention,\" in Proc. of DAC, San Francisco, California, July 2022, p. 1303--1308."},{"issue":"2","key":"e_1_3_2_1_15_1","first-page":"1303","article-title":"GraphPlanner: Floorplanning with graph neural network","volume":"28","author":"Liu Y.","year":"2022","unstructured":"Y. Liu, \"GraphPlanner: Floorplanning with graph neural network,\" ACM Tran. on DAES, vol. 28, no. 2, pp. 1303--1308, 2022.","journal-title":"ACM Tran. on DAES"},{"key":"e_1_3_2_1_16_1","volume-title":"Graph attention networks,\" arXiv preprint arXiv:1710.10903","author":"Veli\u010dkovi\u0107 P.","year":"2017","unstructured":"P. Veli\u010dkovi\u0107, G. Cucurull, A. Casanova, A. Romero, P. Lio, and Y. Bengio, \"Graph attention networks,\" arXiv preprint arXiv:1710.10903, 2017."},{"key":"e_1_3_2_1_17_1","volume-title":"Semi-supervised classification with graph convolutional networks,\" arXiv preprint arXiv:1609.02907","author":"Kipf T. N.","year":"2016","unstructured":"T. N. Kipf and M. Welling, \"Semi-supervised classification with graph convolutional networks,\" arXiv preprint arXiv:1609.02907, 2016."},{"key":"e_1_3_2_1_18_1","doi-asserted-by":"publisher","DOI":"10.1038\/s41586-021-03544-w"},{"issue":"34","key":"e_1_3_2_1_19_1","first-page":"1057","article-title":"Policy gradient methods for reinforcement learning with function approximation","volume":"12","author":"Sutton R. S.","year":"1999","unstructured":"R. S. Sutton, D. McAllester, S. Singh, and Y. Mansour, \"Policy gradient methods for reinforcement learning with function approximation,\" Adv. in NeurIPS, vol. 12, no. 34, pp. 1057--1063, 1999.","journal-title":"Adv. in NeurIPS"},{"key":"e_1_3_2_1_20_1","first-page":"1","volume-title":"late breaking results,\" in Proc. of DAC","author":"Chang F.-C.","year":"2022","unstructured":"F.-C. Chang, Y.-W. Tseng, Y.-W. Yu, S.-R. Lee, A. Cioba, I.-L. Tseng, D.-s. Shiu, J.-W. Hsu, C.-Y. Wang, C.-Y. Yang, R.-C. Wang, Y.-W. Chang, T.-C. Chen, and T.-C. Chen, \"Flexible chip placement via reinforcement learning: late breaking results,\" in Proc. of DAC, San Francisco, California, July 2022, pp. 1--2."},{"issue":"1305","key":"e_1_3_2_1_21_1","first-page":"508","article-title":"On joint learning for solving placement and routing in chip design","volume":"34","author":"Cheng R.","year":"2021","unstructured":"R. Cheng and J. Yan, \"On joint learning for solving placement and routing in chip design,\" Adv. in NeurIPS, vol. 34, no. 1305, pp. 16 508--16 519, 2021.","journal-title":"Adv. in NeurIPS"},{"issue":"1995","key":"e_1_3_2_1_22_1","first-page":"350","article-title":"The policy-gradient placement and generative routing neural networks for chip design","volume":"35","author":"Cheng R.","year":"2022","unstructured":"R. Cheng, X. Lyu, Y. Li, J. Ye, J. Hao, and J. Yan, \"The policy-gradient placement and generative routing neural networks for chip design,\" Adv. in NeurIPS, vol. 35, no. 1995, pp. 26 350--26 362, 2022.","journal-title":"Adv. in NeurIPS"},{"issue":"1812","key":"e_1_3_2_1_23_1","first-page":"019","article-title":"MaskPlace: Fast chip placement via reinforced visual representation learning","volume":"35","author":"Lai Y.","year":"2022","unstructured":"Y. Lai, Y. Mu, and P. Luo, \"MaskPlace: Fast chip placement via reinforced visual representation learning,\" Adv. in NeurIPS, vol. 35, no. 1812, pp. 24 019--24 030, 2022.","journal-title":"Adv. in NeurIPS"},{"key":"e_1_3_2_1_24_1","first-page":"1","volume-title":"ChiPFormer: Transferable chip placement via offline decision transformer,\" in Proc. of ICML","author":"Lai Y.","year":"2023","unstructured":"Y. Lai, J. Liu, Z. Tang, B. Wang, J. Hao, and P. Luo, \"ChiPFormer: Transferable chip placement via offline decision transformer,\" in Proc. of ICML, San Francisco, California, April 2023, pp. 1--19."},{"key":"e_1_3_2_1_25_1","first-page":"158","volume-title":"USA","author":"Cheng C.-K.","year":"2023","unstructured":"C.-K. Cheng, A. B. Kahng, S. Kundu, Y. Wang, and Z. Wang, \"Assessment of reinforcement learning for macro placement,\" in Proc. of ISPD, Virtual Event, USA, March 2023, pp. 158--166."},{"key":"e_1_3_2_1_26_1","doi-asserted-by":"publisher","DOI":"10.1038\/nature14236"},{"key":"e_1_3_2_1_27_1","first-page":"343","volume-title":"New Orleans","author":"Karypis G.","year":"1999","unstructured":"G. Karypis and V. Kumar, \"Multilevel k-way hypergraph partitioning,\" in Proc. of DAC, New Orleans, Louisiana, June 1999, pp. 343--348."},{"key":"e_1_3_2_1_28_1","first-page":"2829","volume-title":"Continuous deep Q-learning with modelbased acceleration,\" in Proc. of ICML","author":"Gu S.","year":"2016","unstructured":"S. Gu, T. Lillicrap, I. Sutskever, and S. Levine, \"Continuous deep Q-learning with modelbased acceleration,\" in Proc. of ICML, New York City, NY, June 2016, pp. 2829--2838."},{"key":"e_1_3_2_1_29_1","first-page":"1995","volume-title":"Dueling network architectures for deep reinforcement learning,\" in Proc. of ICML","author":"Wang Z.","year":"2016","unstructured":"Z. Wang, T. Schaul, M. Hessel, H. Hasselt, M. Lanctot, and N. Freitas, \"Dueling network architectures for deep reinforcement learning,\" in Proc. of ICML, New York City, NY, June 2016, pp. 1995--2003."},{"key":"e_1_3_2_1_30_1","first-page":"216","volume-title":"The ISPD2005 placement contest and benchmark suite,\" in Proc. of ISPD","author":"Nam G.-J.","year":"2005","unstructured":"G.-J. Nam, C. J. Alpert, P. Villarrubia, B. Winter, and M. Yildiz, \"The ISPD2005 placement contest and benchmark suite,\" in Proc. of ISPD, San Francisco, California, April 2005, pp. 216--220."}],"event":{"name":"ASPDAC '25: 30th Asia and South Pacific Design Automation Conference","location":"Tokyo Japan","acronym":"ASPDAC '25","sponsor":["SIGDA ACM Special Interest Group on Design Automation","IEICE","IPSJ","IEEE CAS","IEEE CEDA"]},"container-title":["Proceedings of the 30th Asia and South Pacific Design Automation Conference"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3658617.3697730","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/3658617.3697730","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,19]],"date-time":"2025-06-19T01:17:49Z","timestamp":1750295869000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3658617.3697730"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2025,1,20]]},"references-count":30,"alternative-id":["10.1145\/3658617.3697730","10.1145\/3658617"],"URL":"https:\/\/doi.org\/10.1145\/3658617.3697730","relation":{},"subject":[],"published":{"date-parts":[[2025,1,20]]},"assertion":[{"value":"2025-03-04","order":3,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}