{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,12,20]],"date-time":"2025-12-20T22:10:21Z","timestamp":1766268621967,"version":"3.41.0"},"publisher-location":"New York, NY, USA","reference-count":33,"publisher":"ACM","license":[{"start":{"date-parts":[[2025,1,20]],"date-time":"2025-01-20T00:00:00Z","timestamp":1737331200000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2025,1,20]]},"DOI":"10.1145\/3658617.3697746","type":"proceedings-article","created":{"date-parts":[[2025,3,4]],"date-time":"2025-03-04T14:32:21Z","timestamp":1741098741000},"page":"1392-1398","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":1,"title":["SMART-GPO: Gate-Level Sensitivity Measurement with Accurate Estimation for Glitch Power Optimization"],"prefix":"10.1145","author":[{"ORCID":"https:\/\/orcid.org\/0009-0007-0714-9501","authenticated-orcid":false,"given":"Yikang","family":"Ouyang","sequence":"first","affiliation":[{"name":"Hong Kong Univ. of Science and Tech. (GZ), Guangzhou, Guangdong, China"}]},{"ORCID":"https:\/\/orcid.org\/0009-0000-8040-6198","authenticated-orcid":false,"given":"Yuchao","family":"Wu","sequence":"additional","affiliation":[{"name":"Hong Kong Univ. of Science and Tech. (GZ), Guangzhou, Guangdong, China"}]},{"ORCID":"https:\/\/orcid.org\/0009-0004-9346-6383","authenticated-orcid":false,"given":"Dongsheng","family":"Zuo","sequence":"additional","affiliation":[{"name":"Hong Kong Univ. of Science and Tech. (GZ), Guangzhou, Guangdong, China"}]},{"ORCID":"https:\/\/orcid.org\/0000-0001-8554-563X","authenticated-orcid":false,"given":"Subhendu","family":"Roy","sequence":"additional","affiliation":[{"name":"Cadence Design Systems, San Jose, CA, USA"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-9195-6619","authenticated-orcid":false,"given":"Tinghuan","family":"Chen","sequence":"additional","affiliation":[{"name":"The Chinese Univ. of Hong Kong, Shenzhen, Shenzhen, Guangdong, China"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-4442-592X","authenticated-orcid":false,"given":"Zhiyao","family":"Xie","sequence":"additional","affiliation":[{"name":"Hong Kong Univ. of Science and Tech., Hong Kong, Hong Kong"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-3612-4182","authenticated-orcid":false,"given":"Yuzhe","family":"Ma","sequence":"additional","affiliation":[{"name":"Hong Kong Univ. of Science and Tech. (GZ), Guangzhou, Guangdong, China"}]}],"member":"320","published-online":{"date-parts":[[2025,3,4]]},"reference":[{"key":"e_1_3_2_1_1_1","volume-title":"Digital integrated circuits a design perspective","author":"Rabaey J. M.","year":"1999","unstructured":"J. M. Rabaey, Digital integrated circuits a design perspective, 1999."},{"unstructured":"\"What is glitch power?\" https:\/\/www.synopsys.com\/ai\/what-is-glitch-power.html.","key":"e_1_3_2_1_2_1"},{"key":"e_1_3_2_1_3_1","volume-title":"Feb.","author":"Najm F.","year":"1993","unstructured":"F. Najm, \"Transition density: a new measure of activity in digital circuits,\" IEEE TCAD, Feb. 1993."},{"key":"e_1_3_2_1_4_1","volume-title":"DAC","author":"Mehta H.","year":"1995","unstructured":"H. Mehta, \"Accurate estimation of combinational circuit activity,\" in Proc. DAC, 1995."},{"key":"e_1_3_2_1_5_1","volume-title":"Statistical estimation of delay-dependent switching activities in embedded CMOS combinational circuits,\" IEEE TVLSI","author":"Lim Yong Je","year":"1997","unstructured":"Yong Je Lim and M. Soma, \"Statistical estimation of delay-dependent switching activities in embedded CMOS combinational circuits,\" IEEE TVLSI, 1997."},{"unstructured":"\"Primepower: Rtl to signoff power analysis datasheet \" https:\/\/www.synopsys.com\/content\/dam\/synopsys\/implementation&signoff\/datasheets\/primepower-ds.pdf.","key":"e_1_3_2_1_6_1"},{"key":"e_1_3_2_1_7_1","volume-title":"New approach in gate-level glitch modelling,\" in European Design Automation Conference with EURO-VHDL'96 and Exhibition","author":"Rabe D.","year":"1996","unstructured":"D. Rabe and W. Nebel, \"New approach in gate-level glitch modelling,\" in European Design Automation Conference with EURO-VHDL'96 and Exhibition, 1996."},{"key":"e_1_3_2_1_8_1","volume-title":"ISCAS","author":"Sayed A.","year":"2007","unstructured":"A. Sayed and H. Al-Asaad, \"A New Statistical Approach for Glitch Estimation in Combinational Circuits,\" in Proc. ISCAS, 2007."},{"key":"e_1_3_2_1_9_1","volume-title":"A Simulation-Based Metric to Guide Glitch Power Reduction in Digital Circuits,\" IEEE TVLSI","author":"Bathla S.","year":"2019","unstructured":"S. Bathla, R. M. Rao, and N. Chandrachoodan, \"A Simulation-Based Metric to Guide Glitch Power Reduction in Digital Circuits,\" IEEE TVLSI, 2019."},{"doi-asserted-by":"publisher","key":"e_1_3_2_1_10_1","DOI":"10.1109\/MM.2020.2996616"},{"key":"e_1_3_2_1_11_1","volume-title":"Geometric Programming Approach to Glitch Minimization via Gate Sizing,\" IEEE TCAD","author":"Vithagan K. Muthamizh","year":"2023","unstructured":"K. Muthamizh Vithagan, V. Sundaresha, and J. Viraraghavan, \"Geometric Programming Approach to Glitch Minimization via Gate Sizing,\" IEEE TCAD, 2023."},{"key":"e_1_3_2_1_12_1","volume-title":"DAC","author":"Singh J.","year":"2005","unstructured":"J. Singh, V. Nookala, Z.-Q. Luo, and S. Sapatnekar, \"Robust gate sizing by geometric programming,\" in Proc. DAC, 2005."},{"key":"e_1_3_2_1_13_1","volume-title":"A tutorial on geometric programming,\" Optimization and Engineering","author":"Boyd S.","year":"2007","unstructured":"S. Boyd, S.-J. Kim, L. Vandenberghe, and A. Hassibi, \"A tutorial on geometric programming,\" Optimization and Engineering, 2007."},{"key":"e_1_3_2_1_14_1","volume-title":"ICECS","author":"Slimani M.","year":"2012","unstructured":"M. Slimani, P. Matherat, and Y. Mathieu, \"A dual threshold voltage technique for glitch minimization,\" in Proc. ICECS, 2012."},{"key":"e_1_3_2_1_15_1","volume-title":"SOCC","author":"Wang L.","year":"2011","unstructured":"L. Wang, M. Olbrich, E. Barke, T. B\u00fcchner, M. B\u00fchler, and P. Panitz, \"A gate sizing method for glitch power reduction,\" in Proc. SOCC, 2011."},{"key":"e_1_3_2_1_16_1","author":"Daga J.","year":"1999","unstructured":"J. Daga and D. Auvergne, \"A comprehensive delay macro modeling for submicrometer cmos logics,\" IEEE Journal of Solid-State Circuits, 1999.","journal-title":"\"A comprehensive delay macro modeling for submicrometer cmos logics,\" IEEE Journal of Solid-State Circuits"},{"doi-asserted-by":"publisher","key":"e_1_3_2_1_17_1","DOI":"10.1145\/3466752.3480064"},{"doi-asserted-by":"publisher","key":"e_1_3_2_1_18_1","DOI":"10.1145\/3352460.3358322"},{"doi-asserted-by":"publisher","key":"e_1_3_2_1_19_1","DOI":"10.1109\/ICCAD57390.2023.10323951"},{"key":"e_1_3_2_1_20_1","volume-title":"Cross-layer optimization for high speed adders: A pareto driven machine learning approach,\" IEEE TCAD","author":"Ma Y.","year":"2019","unstructured":"Y. Ma, S. Roy, J. Miao, J. Chen, and B. Yu, \"Cross-layer optimization for high speed adders: A pareto driven machine learning approach,\" IEEE TCAD, 2019."},{"key":"e_1_3_2_1_21_1","volume-title":"ISLPED","author":"Roy S.","year":"2017","unstructured":"S. Roy, Y. Ma, J. Miao, and B. Yu, \"A learning bridge from architectural synthesis to physical design for exploring power efficient high-performance adders,\" in Proc. ISLPED, 2017."},{"doi-asserted-by":"publisher","key":"e_1_3_2_1_22_1","DOI":"10.1109\/DAC18072.2020.9218643"},{"key":"e_1_3_2_1_23_1","volume-title":"ISCAS","author":"Rakesh M.","year":"2023","unstructured":"M. Rakesh, P. Das, A. Terkar, and A. Acharyya, \"Graspe: Accurate post-synthesis power estimation from rtl using graph representation learning,\" in Proc. ISCAS, 2023."},{"key":"e_1_3_2_1_24_1","volume-title":"ISCA","author":"Kim D.","year":"2016","unstructured":"D. Kim, A. Izraelevitz, C. Celio, H. Kim, B. Zimmer, Y. Lee, J. Bachrach, and K. Asanovicc, \"Strober: Fast and accurate sample-based energy simulation for arbitrary rtl,\" in Proc. ISCA, 2016."},{"key":"e_1_3_2_1_25_1","volume-title":"ISCA","author":"Wunderlich R.","year":"2003","unstructured":"R. Wunderlich, T. Wenisch, B. Falsafi, and J. Hoe, \"Smarts: accelerating microarchitecture simulation via rigorous statistical sampling,\" in Proc. ISCA, 2003."},{"doi-asserted-by":"publisher","key":"e_1_3_2_1_26_1","DOI":"10.1109\/MM.2006.79"},{"key":"e_1_3_2_1_27_1","volume-title":"ASPDAC","author":"Hsieh C.-T.","year":"2008","unstructured":"C.-T. Hsieh, J. Cong, Z. Zhang, and S.-C. Chang, \"Behavioral synthesis with activating unused flip-flops for reducing glitch power in fpga,\" in Proc. ASPDAC, 2008."},{"doi-asserted-by":"publisher","key":"e_1_3_2_1_28_1","DOI":"10.1145\/1514932.1514956"},{"key":"e_1_3_2_1_29_1","volume-title":"CVPR","author":"Molchanov P.","year":"2019","unstructured":"P. Molchanov, A. Mallya, S. Tyree, I. Frosio, and J. Kautz, \"Importance estimation for neural network pruning,\" in Proc. CVPR, June 2019."},{"key":"e_1_3_2_1_30_1","author":"Metropolis N.","year":"1949","unstructured":"N. Metropolis and S. Ulam, \"The monte carlo method,\" Journal of the American Statistical Association, 1949.","journal-title":"\"The monte carlo method,\" Journal of the American Statistical Association"},{"key":"e_1_3_2_1_31_1","author":"Mohamed S.","year":"2020","unstructured":"S. Mohamed, M. Rosca, M. Figurnov, and A. Mnih, \"Monte carlo gradient estimation in machine learning,\" Journal of Machine Learning Research, 2020.","journal-title":"\"Monte carlo gradient estimation in machine learning,\" Journal of Machine Learning Research"},{"key":"e_1_3_2_1_32_1","volume-title":"Control Variates for Estimation Based on Reversible Markov Chain Monte Carlo Samplers,\" Journal of the Royal Statistical Society: Series B","author":"Dellaportas P.","year":"2011","unstructured":"P. Dellaportas and I. Kontoyiannis, \"Control Variates for Estimation Based on Reversible Markov Chain Monte Carlo Samplers,\" Journal of the Royal Statistical Society: Series B, 2011."},{"doi-asserted-by":"crossref","unstructured":"W. R. Knight \"A computer method for calculating kendall's tau with ungrouped data \" Journal of the American Statistical Association 1966.","key":"e_1_3_2_1_33_1","DOI":"10.2307\/2282833"}],"event":{"sponsor":["SIGDA ACM Special Interest Group on Design Automation","IEICE","IPSJ","IEEE CAS","IEEE CEDA"],"acronym":"ASPDAC '25","name":"ASPDAC '25: 30th Asia and South Pacific Design Automation Conference","location":"Tokyo Japan"},"container-title":["Proceedings of the 30th Asia and South Pacific Design Automation Conference"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3658617.3697746","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/3658617.3697746","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,19]],"date-time":"2025-06-19T01:17:50Z","timestamp":1750295870000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3658617.3697746"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2025,1,20]]},"references-count":33,"alternative-id":["10.1145\/3658617.3697746","10.1145\/3658617"],"URL":"https:\/\/doi.org\/10.1145\/3658617.3697746","relation":{},"subject":[],"published":{"date-parts":[[2025,1,20]]},"assertion":[{"value":"2025-03-04","order":3,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}