{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,6,19]],"date-time":"2026-06-19T16:39:59Z","timestamp":1781887199533,"version":"3.54.5"},"publisher-location":"New York, NY, USA","reference-count":38,"publisher":"ACM","license":[{"start":{"date-parts":[[2025,1,20]],"date-time":"2025-01-20T00:00:00Z","timestamp":1737331200000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"funder":[{"DOI":"10.13039\/501100001809","name":"National Natural Science Foundation of China","doi-asserted-by":"publisher","award":["62304194"],"award-info":[{"award-number":["62304194"]}],"id":[{"id":"10.13039\/501100001809","id-type":"DOI","asserted-by":"publisher"}]},{"name":"Hong Kong Research Grants Council (RGC) ECS Grant","award":["26208723"],"award-info":[{"award-number":["26208723"]}]},{"DOI":"10.13039\/501100010256","name":"Guangzhou Municipal Science and Technology Project","doi-asserted-by":"publisher","award":["2023A03J0013"],"award-info":[{"award-number":["2023A03J0013"]}],"id":[{"id":"10.13039\/501100010256","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2025,1,20]]},"DOI":"10.1145\/3658617.3697756","type":"proceedings-article","created":{"date-parts":[[2025,3,4]],"date-time":"2025-03-04T14:32:21Z","timestamp":1741098741000},"page":"614-621","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":16,"title":["AssertLLM: Generating Hardware Verification Assertions from Design Specifications via Multi-LLMs"],"prefix":"10.1145","author":[{"ORCID":"https:\/\/orcid.org\/0000-0003-3857-6649","authenticated-orcid":false,"given":"Zhiyuan","family":"Yan","sequence":"first","affiliation":[{"name":"The Hong Kong University of Science and Technology (Guangzhou), Guangzhou, Guangdong, China"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-8380-9395","authenticated-orcid":false,"given":"Wenji","family":"Fang","sequence":"additional","affiliation":[{"name":"The Hong Kong University of Science and Technology, Hong Kong, Hong Kong"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0009-0000-8983-683X","authenticated-orcid":false,"given":"Mengming","family":"Li","sequence":"additional","affiliation":[{"name":"The Hong Kong University of Science and Technology, Hong Kong, Hong Kong"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-5486-2947","authenticated-orcid":false,"given":"Min","family":"Li","sequence":"additional","affiliation":[{"name":"Huawei Technologies Co., Ltd., Shenzhen, China"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0009-0000-0057-7844","authenticated-orcid":false,"given":"Shang","family":"Liu","sequence":"additional","affiliation":[{"name":"The Hong Kong University of Science and Technology, Hong Kong, Hong Kong"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-4442-592X","authenticated-orcid":false,"given":"Zhiyao","family":"Xie","sequence":"additional","affiliation":[{"name":"The Hong Kong University of Science and Technology, Hong Kong, Hong Kong"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0000-0003-4001-264X","authenticated-orcid":false,"given":"Hongce","family":"Zhang","sequence":"additional","affiliation":[{"name":"The Hong Kong University of Science and Technology (Guangzhou), Guangzhou, Guangdong, China"}],"role":[{"vocabulary":"crossref","role":"author"}]}],"member":"320","published-online":{"date-parts":[[2025,3,4]]},"reference":[{"key":"e_1_3_2_1_1_1","doi-asserted-by":"publisher","DOI":"10.1109\/ATS56056.2022.00034"},{"key":"e_1_3_2_1_2_1","doi-asserted-by":"publisher","DOI":"10.1109\/CVPR.2018.00636"},{"key":"e_1_3_2_1_3_1","doi-asserted-by":"publisher","DOI":"10.1109\/CVPR.2018.00583"},{"key":"e_1_3_2_1_4_1","doi-asserted-by":"crossref","unstructured":"Kaiyan Chang Kun Wang Nan Yang Ying Wang Dantong Jin Wenlong Zhu Zhirong Chen Cangyuan Li Hao Yan Yunhao Zhou et al. 2024. Data is all you need: Finetuning LLMs for Chip Design via an Automated design-data augmentation framework. arXiv preprint arXiv:2403.11202 (2024).","DOI":"10.1145\/3649329.3657356"},{"key":"e_1_3_2_1_5_1","unstructured":"Lei Chen Yiqi Chen Zhufei Chu Wenji Fang Tsung-Yi Ho Yu Huang Sadaf Khan Min Li Xingquan Li Yun Liang et al. 2024. The dawn of ai-native eda: Promises and challenges of large circuit models. arXiv preprint arXiv:2403.07257 (2024)."},{"key":"e_1_3_2_1_6_1","doi-asserted-by":"publisher","DOI":"10.1145\/3061639.3062206"},{"key":"e_1_3_2_1_7_1","volume-title":"r-map: Relating Implementation and Specification in Hardware Refinement Checking","author":"Fang Wenji","year":"2023","unstructured":"Wenji Fang, Guangyu Hu, and Hongce Zhang. 2023. r-map: Relating Implementation and Specification in Hardware Refinement Checking. IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems (2023)."},{"key":"e_1_3_2_1_8_1","doi-asserted-by":"publisher","DOI":"10.1109\/ITC44778.2020.9325264"},{"key":"e_1_3_2_1_9_1","volume-title":"A remark concerning m-divisibility and the discrete logarithm in the divisor class group of curves. Mathematics of computation 62, 206","author":"Frey Gerhard","year":"1994","unstructured":"Gerhard Frey and Hans-Georg R\u00fcck. 1994. A remark concerning m-divisibility and the discrete logarithm in the divisor class group of curves. Mathematics of computation 62, 206 (1994), 865--874."},{"key":"e_1_3_2_1_10_1","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2022.3197525"},{"key":"e_1_3_2_1_11_1","volume-title":"Automation & Test in Europe Conference & Exhibition (DATE). IEEE, 966--971","author":"Harris Christopher B","year":"2016","unstructured":"Christopher B Harris and Ian G Harris. 2016. Glast: Learning formal grammars to translate natural language specifications into hardware assertions. In 2016 Design, Automation & Test in Europe Conference & Exhibition (DATE). IEEE, 966--971."},{"key":"e_1_3_2_1_12_1","volume-title":"LLM-assisted Generation of Hardware Assertions. arXiv preprint arXiv:2306.14027","author":"Kande Rahul","year":"2023","unstructured":"Rahul Kande, Hammond Pearce, Benjamin Tan, Brendan Dolan-Gavitt, Shailja Thakur, Ramesh Karri, and Jeyavijayan Rajendran. 2023. LLM-assisted Generation of Hardware Assertions. arXiv preprint arXiv:2306.14027 (2023)."},{"key":"e_1_3_2_1_13_1","volume-title":"IEEE Transactions on Information Forensics and Security","author":"Kande Rahul","year":"2024","unstructured":"Rahul Kande, Hammond Pearce, Benjamin Tan, Brendan Dolan-Gavitt, Shailja Thakur, Ramesh Karri, and Jeyavijayan Rajendran. 2024. (Security) Assertions by Large Language Models. IEEE Transactions on Information Forensics and Security (2024)."},{"key":"e_1_3_2_1_14_1","volume-title":"Chatbot-based assertion generation from natural language specifications. In 2019 Forum for Specification and Design Languages (FDL)","author":"Keszocze Oliver","unstructured":"Oliver Keszocze and Ian G Harris. 2019. Chatbot-based assertion generation from natural language specifications. In 2019 Forum for Specification and Design Languages (FDL). IEEE, 1--6."},{"key":"e_1_3_2_1_15_1","doi-asserted-by":"publisher","DOI":"10.1109\/ICOSC.2019.8665517"},{"key":"e_1_3_2_1_16_1","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-030-31095-0_6"},{"key":"e_1_3_2_1_17_1","volume-title":"SpecLLM: Exploring Generation and Review of VLSI Design Specification with Large Language Model. arXiv preprint arXiv:2401.13266","author":"Li Mengming","year":"2024","unstructured":"Mengming Li, Wenji Fang, Qijun Zhang, and Zhiyao Xie. 2024. SpecLLM: Exploring Generation and Review of VLSI Design Specification with Large Language Model. arXiv preprint arXiv:2401.13266 (2024)."},{"key":"e_1_3_2_1_18_1","volume-title":"Domain-Adapted LLMs for VLSI Design and Verification: A Case Study on Formal Verification. In 2024 IEEE 42nd VLSI Test Symposium (VTS). IEEE, 1--4.","author":"Liu Mingjie","year":"2024","unstructured":"Mingjie Liu, Minwoo Kang, Ghaith Bany Hamad, Syed Suhaib, and Haoxing Ren. 2024. Domain-Adapted LLMs for VLSI Design and Verification: A Case Study on Formal Verification. In 2024 IEEE 42nd VLSI Test Symposium (VTS). IEEE, 1--4."},{"key":"e_1_3_2_1_19_1","volume-title":"VerilogEval: Evaluating Large Language Models for Verilog Code Generation. arXiv preprint arXiv:2309.07544","author":"Liu Mingjie","year":"2023","unstructured":"Mingjie Liu, Nathaniel Pinckney, Brucek Khailany, and Haoxing Ren. 2023. VerilogEval: Evaluating Large Language Models for Verilog Code Generation. arXiv preprint arXiv:2309.07544 (2023)."},{"key":"e_1_3_2_1_20_1","volume-title":"RTLCoder: Fully Open-Source and Efficient LLM-Assisted RTL Code Generation Technique","author":"Liu Shang","year":"2024","unstructured":"Shang Liu, Wenji Fang, Yao Lu, Jing Wang, Qijun Zhang, Hongce Zhang, and Zhiyao Xie. 2024. RTLCoder: Fully Open-Source and Efficient LLM-Assisted RTL Code Generation Technique. IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems (2024)."},{"key":"e_1_3_2_1_21_1","doi-asserted-by":"publisher","DOI":"10.1109\/ASP-DAC58780.2024.10473904"},{"key":"e_1_3_2_1_22_1","volume-title":"ChIRAAG: ChatGPT Informed Rapid and Automated Assertion Generation. arXiv preprint arXiv:2402.00093","author":"Mali Bhabesh","year":"2024","unstructured":"Bhabesh Mali, Karthik Maddala, Sweeya Reddy, Vatsal Gupta, Chandan Karfa, and Ramesh Karri. 2024. ChIRAAG: ChatGPT Informed Rapid and Automated Assertion Generation. arXiv preprint arXiv:2402.00093 (2024)."},{"key":"e_1_3_2_1_23_1","volume-title":"SystemVerilog Assertions and Functional Coverage","author":"Mehta Ashok B","unstructured":"Ashok B Mehta. 2020. SystemVerilog Assertions and Functional Coverage. Springer."},{"key":"e_1_3_2_1_24_1","volume-title":"Optical character recognition","author":"Mori Shunji","unstructured":"Shunji Mori, Hirobumi Nishida, and Hiromitsu Yamada. 1999. Optical character recognition. John Wiley & Sons, Inc."},{"key":"e_1_3_2_1_25_1","volume-title":"AutoSVA: Democratizing Formal Verification of RTL Module Interactions. In 2021 58th ACM\/IEEE Design Automation Conference (DAC). IEEE, 535--540","author":"Orenes-Vera Marcelo","year":"2021","unstructured":"Marcelo Orenes-Vera, Aninda Manocha, David Wentzlaff, and Margaret Martonosi. 2021. AutoSVA: Democratizing Formal Verification of RTL Module Interactions. In 2021 58th ACM\/IEEE Design Automation Conference (DAC). IEEE, 535--540."},{"key":"e_1_3_2_1_26_1","volume-title":"Using LLMs to Facilitate Formal Verification of RTL. arXiv e-prints","author":"Orenes-Vera Marcelo","year":"2023","unstructured":"Marcelo Orenes-Vera, Margaret Martonosi, and David Wentzlaff. 2023. Using LLMs to Facilitate Formal Verification of RTL. arXiv e-prints (2023), arXiv-2309."},{"key":"e_1_3_2_1_27_1","volume-title":"2021 Second Document Intelligence Workshop at KDD.","author":"Parthasarathy Ganapathy","unstructured":"Ganapathy Parthasarathy, Saurav Nanda, Parivesh Choudhary, and Pawan Patil. [n. d.]. SpecToSVA: Circuit Specification Document to SystemVerilog Assertion Translation. In 2021 Second Document Intelligence Workshop at KDD."},{"key":"e_1_3_2_1_28_1","volume-title":"Betterv: Controlled verilog generation with discriminative guidance. arXiv preprint arXiv:2402.03375","author":"Pei Zehua","year":"2024","unstructured":"Zehua Pei, Hui-Ling Zhen, Mingxuan Yuan, Yu Huang, and Bei Yu. 2024. Betterv: Controlled verilog generation with discriminative guidance. arXiv preprint arXiv:2402.03375 (2024)."},{"key":"e_1_3_2_1_29_1","unstructured":"Vaishnavi Pulavarthi Deeksha Nandal Soham Dan and Debjit Pal. 2024. AssertionBench: A Benchmark to Evaluate Large-Language Models for Assertion Generation. arXiv:2406.18627 [cs.SE] https:\/\/arxiv.org\/abs\/2406.18627"},{"key":"e_1_3_2_1_30_1","volume-title":"Formal verification: an essential toolkit for modern VLSI design","author":"Seligman Erik","unstructured":"Erik Seligman, Tom Schubert, and MV Achutha Kiran Kumar. 2023. Formal verification: an essential toolkit for modern VLSI design. Elsevier."},{"key":"e_1_3_2_1_31_1","doi-asserted-by":"crossref","unstructured":"Liu Shang Lu Yao Fang Wenji Li Mengming and Xie Zhiyao. 2024. OpenLLMRTL: Open Dataset and Benchmark for LLM-Aided Design RTL Generation. In ICCAD.","DOI":"10.1145\/3676536.3697118"},{"key":"e_1_3_2_1_32_1","volume-title":"First International Workshop on Deep Learning-aided Verification (DAV).","author":"Sun Chuyue","year":"2023","unstructured":"Chuyue Sun, Christopher Hahn, and Caroline Trippel. 2023. Towards Improving Verification Productivity with Circuit-Aware Translation of Natural Language to SystemVerilog Assertions. In First International Workshop on Deep Learning-aided Verification (DAV)."},{"key":"e_1_3_2_1_33_1","volume-title":"Automation & Test in Europe Conference & Exhibition (DATE","author":"Vasudevan Shobha","year":"2010","unstructured":"Shobha Vasudevan, David Sheridan, Sanjay Patel, David Tcheng, Bill Tuohy, and Daniel Johnson. 2010. Goldmine: Automatic assertion generation using data mining and static analysis. In 2010 Design, Automation & Test in Europe Conference & Exhibition (DATE 2010). IEEE, 626--629."},{"key":"e_1_3_2_1_34_1","volume-title":"A practical guide for SystemVerilog assertions","author":"Vijayaraghavan Srikanth","unstructured":"Srikanth Vijayaraghavan and Meyyappan Ramanathan. 2005. A practical guide for SystemVerilog assertions. Springer Science & Business Media."},{"key":"e_1_3_2_1_35_1","doi-asserted-by":"publisher","DOI":"10.1145\/3510578"},{"key":"e_1_3_2_1_36_1","volume-title":"Chateda: A large language model powered autonomous agent for eda","author":"Wu Haoyuan","year":"2024","unstructured":"Haoyuan Wu, Zhuolun He, Xinyun Zhang, Xufeng Yao, Su Zheng, Haisheng Zheng, and Bei Yu. 2024. Chateda: A large language model powered autonomous agent for eda. IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems (2024)."},{"key":"e_1_3_2_1_37_1","volume-title":"Conference on Neural Information Processing Systems","author":"Yih Scott","year":"2020","unstructured":"Scott Yih. 2020. Retrieval-augmented generation for knowledge-intensive nlp tasks. In Conference on Neural Information Processing Systems, Vancouver, Canada."},{"key":"e_1_3_2_1_38_1","volume-title":"Automation & Test in Europe Conference & Exhibition (DATE). IEEE, 598--601","author":"Zhao Junchen","year":"2019","unstructured":"Junchen Zhao and Ian G Harris. 2019. Automatic assertion generation from natural language specifications using subtree analysis. In 2019 Design, Automation & Test in Europe Conference & Exhibition (DATE). IEEE, 598--601."}],"event":{"name":"ASPDAC '25: 30th Asia and South Pacific Design Automation Conference","location":"Tokyo Japan","acronym":"ASPDAC '25","sponsor":["SIGDA ACM Special Interest Group on Design Automation","IEICE","IPSJ","IEEE CAS","IEEE CEDA"]},"container-title":["Proceedings of the 30th Asia and South Pacific Design Automation Conference"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3658617.3697756","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/3658617.3697756","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,19]],"date-time":"2025-06-19T01:17:50Z","timestamp":1750295870000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3658617.3697756"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2025,1,20]]},"references-count":38,"alternative-id":["10.1145\/3658617.3697756","10.1145\/3658617"],"URL":"https:\/\/doi.org\/10.1145\/3658617.3697756","relation":{},"subject":[],"published":{"date-parts":[[2025,1,20]]},"assertion":[{"value":"2025-03-04","order":3,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}