{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,1,2]],"date-time":"2026-01-02T07:50:37Z","timestamp":1767340237111,"version":"3.41.0"},"publisher-location":"New York, NY, USA","reference-count":26,"publisher":"ACM","license":[{"start":{"date-parts":[[2025,1,20]],"date-time":"2025-01-20T00:00:00Z","timestamp":1737331200000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/creativecommons.org\/licenses\/by-nc-sa\/4.0\/"}],"funder":[{"name":"the National Key Research and Development Program of China","award":["2023YFB4405105"],"award-info":[{"award-number":["2023YFB4405105"]}]},{"name":"the Major Program of the National Natural Science Foundation of China","award":["62090023"],"award-info":[{"award-number":["62090023"]}]}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2025,1,20]]},"DOI":"10.1145\/3658617.3697757","type":"proceedings-article","created":{"date-parts":[[2025,3,4]],"date-time":"2025-03-04T14:32:21Z","timestamp":1741098741000},"page":"1336-1342","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":1,"title":["Corvus: Efficient HW\/SW Co-Verification Framework for RISC-V Instruction Extensions with FPGA Acceleration"],"prefix":"10.1145","author":[{"ORCID":"https:\/\/orcid.org\/0009-0007-4600-1331","authenticated-orcid":false,"given":"Zijian","family":"Jiang","sequence":"first","affiliation":[{"name":"Institute of Computing Technology, Chinese Academy of Sciences\/Univ. of Chinese Academy of Sciences, Beijing, China"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0009-0008-3875-5819","authenticated-orcid":false,"given":"Keran","family":"Zheng","sequence":"additional","affiliation":[{"name":"Imperial College London, London, UK"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0001-5370-4464","authenticated-orcid":false,"given":"David","family":"Boland","sequence":"additional","affiliation":[{"name":"Univ. of Sydney, Sydney, Australia"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0001-6565-5276","authenticated-orcid":false,"given":"Yungang","family":"Bao","sequence":"additional","affiliation":[{"name":"Institute of Computing Technology, Chinese Academy of Sciences\/Univ. of Chinese Academy of Sciences, Beijing, China"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-8461-0820","authenticated-orcid":false,"given":"Kan","family":"Shi","sequence":"additional","affiliation":[{"name":"Institute of Computing Technology, Chinese Academy of Sciences\/Univ. of Chinese Academy of Sciences, Beijing, China"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"320","published-online":{"date-parts":[[2025,3,4]]},"reference":[{"key":"e_1_3_2_1_1_1","first-page":"2","volume":"1800","year":"2020","unstructured":"2020. IEEE Standard for Universal Verification Methodology Language Reference Manual. IEEE Std 1800.2-2020 (Revision of IEEE Std 1800.2-2017) (2020), 1--458.","journal-title":"IEEE Std"},{"doi-asserted-by":"publisher","key":"e_1_3_2_1_2_1","DOI":"10.1109\/ACCESS.2019.2917698"},{"key":"e_1_3_2_1_3_1","volume-title":"Technical Report UCB\/EECS-2016-17. EECS Department","author":"Asanovi\u0107 Krste","year":"2016","unstructured":"Krste Asanovi\u0107, Rimas Avizienis, et al. 2016. The Rocket Chip Generator. Technical Report UCB\/EECS-2016-17. EECS Department, University of California, Berkeley."},{"doi-asserted-by":"publisher","key":"e_1_3_2_1_4_1","DOI":"10.1145\/3372491"},{"doi-asserted-by":"publisher","key":"e_1_3_2_1_5_1","DOI":"10.1145\/3373087.3375307"},{"key":"e_1_3_2_1_6_1","volume-title":"StateReveal: Enabling Checkpointing of FPGA Designs with Buried State. In 2020 Int. Conference on Field-Programmable Technology (ICFPT). 206--214","author":"Attia Sameh","year":"2020","unstructured":"Sameh Attia and Vaughn Betz. 2020. StateReveal: Enabling Checkpointing of FPGA Designs with Buried State. In 2020 Int. Conference on Field-Programmable Technology (ICFPT). 206--214."},{"doi-asserted-by":"publisher","key":"e_1_3_2_1_7_1","DOI":"10.1145\/3431920.3439290"},{"doi-asserted-by":"publisher","key":"e_1_3_2_1_8_1","DOI":"10.1109\/TETC.2021.3120538"},{"doi-asserted-by":"publisher","key":"e_1_3_2_1_9_1","DOI":"10.1145\/3530775"},{"doi-asserted-by":"publisher","key":"e_1_3_2_1_10_1","DOI":"10.1109\/ACCESS.2023.3246491"},{"key":"e_1_3_2_1_11_1","volume-title":"Vortex: OpenCL Compatible RISC-V GPGPU. arXiv:2002.12151 [cs.DC]","author":"Elsabbagh Fares","year":"2020","unstructured":"Fares Elsabbagh, Blaise Tine, et al. 2020. Vortex: OpenCL Compatible RISC-V GPGPU. arXiv:2002.12151 [cs.DC]"},{"key":"e_1_3_2_1_12_1","volume-title":"Morpheus II: A RISC-V Security Extension for Protecting Vulnerable Software and Hardware. In 2021 IEEE Int. Symp. on Hardware Oriented Security and Trust (HOST). 226--238","author":"Harris Austin","year":"2021","unstructured":"Austin Harris, Tarunesh Verma, et al. 2021. Morpheus II: A RISC-V Security Extension for Protecting Vulnerable Software and Hardware. In 2021 IEEE Int. Symp. on Hardware Oriented Security and Trust (HOST). 226--238."},{"unstructured":"Intel. 2015. Quartus Prime Handbook Volume 3: Verification. (2015).","key":"e_1_3_2_1_13_1"},{"key":"e_1_3_2_1_14_1","volume-title":"FireSim: FPGA-Accelerated Cycle-Exact Scale-Out System Simulation in the Public Cloud. In ACM\/IEEE Annual Int. Symp. on Computer Architecture (ISCA). 29--42","author":"Karandikar Sagar","year":"2018","unstructured":"Sagar Karandikar, Howard Mao, et al. 2018. FireSim: FPGA-Accelerated Cycle-Exact Scale-Out System Simulation in the Public Cloud. In ACM\/IEEE Annual Int. Symp. on Computer Architecture (ISCA). 29--42."},{"doi-asserted-by":"publisher","key":"e_1_3_2_1_15_1","DOI":"10.1109\/FPL.2018.00021"},{"doi-asserted-by":"publisher","key":"e_1_3_2_1_16_1","DOI":"10.1145\/2847263.2847274"},{"doi-asserted-by":"publisher","key":"e_1_3_2_1_17_1","DOI":"10.1145\/3503222.3507701"},{"doi-asserted-by":"publisher","key":"e_1_3_2_1_18_1","DOI":"10.1109\/IISWC.2014.6983050"},{"doi-asserted-by":"publisher","key":"e_1_3_2_1_19_1","DOI":"10.1145\/3543622.3573187"},{"doi-asserted-by":"publisher","key":"e_1_3_2_1_20_1","DOI":"10.1145\/2847263.2847276"},{"doi-asserted-by":"publisher","key":"e_1_3_2_1_21_1","DOI":"10.1145\/1837274.1837390"},{"key":"e_1_3_2_1_22_1","volume-title":"Customized Instruction on RISC-V for Winograd-Based Convolution Acceleration. In 2021 IEEE 32nd Int. Conference on Application-specific Systems, Architectures and Processors (ASAP). 65--68","author":"Wang Shihang","year":"2021","unstructured":"Shihang Wang, Jianghan Zhu, et al. 2021. Customized Instruction on RISC-V for Winograd-Based Convolution Acceleration. In 2021 IEEE 32nd Int. Conference on Application-specific Systems, Architectures and Processors (ASAP). 65--68."},{"unstructured":"Xilinx. 2015. Configuration Readback Capture in UltraScale FPGAs. (2015).","key":"e_1_3_2_1_23_1"},{"unstructured":"Xilinx. 2016. Integrated Logic Analyzer v6.2. https:\/\/www.xilinx.com\/support\/documentation\/ip_documentation\/ila\/v6_2\/pg172-ila.pdf.","key":"e_1_3_2_1_24_1"},{"doi-asserted-by":"publisher","key":"e_1_3_2_1_25_1","DOI":"10.1145\/2684746.2689060"},{"key":"e_1_3_2_1_26_1","volume-title":"FracBNN: Accurate and FPGA-Efficient Binary Neural Networks with Fractional Activations. In The 2021 ACM\/SIGDA Int. Symp. on FPGAs. 171--182","author":"Zhang Yichi","year":"2021","unstructured":"Yichi Zhang, Junhao Pan, et al. 2021. FracBNN: Accurate and FPGA-Efficient Binary Neural Networks with Fractional Activations. In The 2021 ACM\/SIGDA Int. Symp. on FPGAs. 171--182."}],"event":{"sponsor":["SIGDA ACM Special Interest Group on Design Automation","IEICE","IPSJ","IEEE CAS","IEEE CEDA"],"acronym":"ASPDAC '25","name":"ASPDAC '25: 30th Asia and South Pacific Design Automation Conference","location":"Tokyo Japan"},"container-title":["Proceedings of the 30th Asia and South Pacific Design Automation Conference"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3658617.3697757","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/3658617.3697757","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,19]],"date-time":"2025-06-19T01:17:50Z","timestamp":1750295870000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3658617.3697757"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2025,1,20]]},"references-count":26,"alternative-id":["10.1145\/3658617.3697757","10.1145\/3658617"],"URL":"https:\/\/doi.org\/10.1145\/3658617.3697757","relation":{},"subject":[],"published":{"date-parts":[[2025,1,20]]},"assertion":[{"value":"2025-03-04","order":3,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}