{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,8,3]],"date-time":"2025-08-03T04:28:43Z","timestamp":1754195323921,"version":"3.41.0"},"publisher-location":"New York, NY, USA","reference-count":26,"publisher":"ACM","license":[{"start":{"date-parts":[[2025,1,20]],"date-time":"2025-01-20T00:00:00Z","timestamp":1737331200000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2025,1,20]]},"DOI":"10.1145\/3658617.3697762","type":"proceedings-article","created":{"date-parts":[[2025,3,4]],"date-time":"2025-03-04T14:32:21Z","timestamp":1741098741000},"page":"788-793","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":1,"title":["NoXLock: SiP Activation and Licensing through Obfuscated on-Chip Network and Fuzzy Traffic"],"prefix":"10.1145","author":[{"ORCID":"https:\/\/orcid.org\/0009-0006-5310-5000","authenticated-orcid":false,"given":"Md Saad Ul","family":"Haque","sequence":"first","affiliation":[{"name":"Univ. of Florida, Gainesville, USA"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0009-0000-9160-6304","authenticated-orcid":false,"given":"Azim","family":"Uddin","sequence":"additional","affiliation":[{"name":"Univ. of Florida, Gainesville, USA"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-6321-6293","authenticated-orcid":false,"given":"Jingbo","family":"Zhou","sequence":"additional","affiliation":[{"name":"Univ. of Florida, Gainesville, USA"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0009-0005-1646-8411","authenticated-orcid":false,"given":"Hadi Mardani","family":"Kamali","sequence":"additional","affiliation":[{"name":"Univ. of Central Florida, Orlando, USA"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0003-1535-0938","authenticated-orcid":false,"given":"Farimah","family":"Farahmandi","sequence":"additional","affiliation":[{"name":"Univ. of Florida, Gainesville, USA"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0009-0006-8410-2347","authenticated-orcid":false,"given":"Mark","family":"Tehranipoor","sequence":"additional","affiliation":[{"name":"Univ. of Florida, Gainesville, USA"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"320","published-online":{"date-parts":[[2025,3,4]]},"reference":[{"key":"e_1_3_2_1_1_1","first-page":"1602","article-title":"OMLA: An oracle-less machine learning-based attack on logic locking","volume":"69","author":"Lilas Alrahis","year":"2021","unstructured":"Lilas Alrahis et al. 2021. OMLA: An oracle-less machine learning-based attack on logic locking. IEEE Transactions on Circuits and Systems II: Express Briefs 69, 3 (2021), 1602--1606.","journal-title":"IEEE Transactions on Circuits and Systems II: Express Briefs"},{"volume-title":"2015 IEEE 26th international conference on application-specific systems, architectures and processors (ASAP). IEEE, 162--163","author":"Vincenzo","key":"e_1_3_2_1_2_1","unstructured":"Vincenzo Catania et al. 2015. Noxim: An open, extensible and cycle-accurate network on chip simulator. In 2015 IEEE 26th international conference on application-specific systems, architectures and processors (ASAP). IEEE, 162--163."},{"volume-title":"2018 Asian Hardware Oriented Security and Trust Symposium (AsianHOST). IEEE, 56--61","author":"Prabuddha","key":"e_1_3_2_1_3_1","unstructured":"Prabuddha Chakraborty et al. 2018. SAIL: Machine learning guided structural analysis attack on hardware obfuscation. In 2018 Asian Hardware Oriented Security and Trust Symposium (AsianHOST). IEEE, 56--61."},{"volume-title":"2019 IEEE 69th Electronic Components and Technology Conference (ECTC). IEEE, 569--578","author":"Perceval","key":"e_1_3_2_1_4_1","unstructured":"Perceval Coudrain et al. 2019. Active interposer technology for chiplet-based advanced 3D system architectures. In 2019 IEEE 69th Electronic Components and Technology Conference (ECTC). IEEE, 569--578."},{"key":"e_1_3_2_1_5_1","doi-asserted-by":"publisher","DOI":"10.1145\/3609107"},{"key":"e_1_3_2_1_6_1","doi-asserted-by":"crossref","unstructured":"Timothy M Hancock et al. 2019. Heterogeneous and 3D Integration at DARPA. In 2019 International 3D Systems Integration Conference (3DIC). IEEE 1--4.","DOI":"10.1109\/3DIC48104.2019.9058884"},{"key":"e_1_3_2_1_7_1","doi-asserted-by":"crossref","unstructured":"Md Saad Ul Haque et al. 2023. SHI-Lock: Enabling Co-Obfuscation for Secure Heterogeneous Integration Against RE and Cloning. In 2023 IEEE Physical Assurance and Inspection of Electronics (PAINE). IEEE 1--7.","DOI":"10.1109\/PAINE58317.2023.10317951"},{"volume-title":"Proceedings of the 39th International Conference on Computer-Aided Design. 1--9.","author":"Mardani Hadi","key":"e_1_3_2_1_8_1","unstructured":"Hadi Mardani Kamali et al. 2020. InterLock: An intercorrelated logic and routing locking. In Proceedings of the 39th International Conference on Computer-Aided Design. 1--9."},{"key":"e_1_3_2_1_9_1","unstructured":"Hadi Mardani Kamali et al. 2022. Advances in logic locking: Past present and prospects. Cryptology ePrint Archive (2022)."},{"key":"e_1_3_2_1_10_1","unstructured":"M Shafkat M Khan et al. 2023. Exploring advanced packaging technologies for reverse engineering a system-in-package (sip). IEEE Transactions on Components Packaging and Manufacturing Technology (2023)."},{"key":"e_1_3_2_1_11_1","doi-asserted-by":"crossref","unstructured":"John H Lau et al. 2022. Recent advances and trends in multiple system and heterogeneous integration with TSV-less interposers. IEEE Transactions on Components Packaging and Manufacturing Technology (2022).","DOI":"10.1109\/TCPMT.2022.3194374"},{"key":"e_1_3_2_1_12_1","unstructured":"Mohammed Nabeel et al. 2019. An interposer-based root of trust: Seize the opportunity for secure system-level integration of untrusted chiplets. arXiv preprint arXiv:1906.02044 (2019)."},{"key":"e_1_3_2_1_13_1","doi-asserted-by":"publisher","DOI":"10.1109\/TCPMT.2020.3033136"},{"key":"e_1_3_2_1_14_1","doi-asserted-by":"publisher","DOI":"10.1109\/LES.2019.2905019"},{"volume-title":"Proceedings of the 2021 on Great Lakes Symposium on VLSI. 221--228","author":"Shervin","key":"e_1_3_2_1_15_1","unstructured":"Shervin Roshanisefat et al. [n. d.]. RANE: An Open-Source Formal De-Obfuscation Attack for Reverse Engineering of Logic Encrypted Circuits. In Proceedings of the 2021 on Great Lakes Symposium on VLSI. 221--228."},{"volume-title":"Proceedings of the conference on Design, automation and test in Europe. 1069--1074","author":"Jarrod","key":"e_1_3_2_1_16_1","unstructured":"Jarrod A Roy et al. 2008. EPIC: Ending piracy of integrated circuits. In Proceedings of the conference on Design, automation and test in Europe. 1069--1074."},{"volume-title":"Hybrid Obfuscation of Chiplet-Based Systems. In 2023 60th ACM\/IEEE Design Automation Conference (DAC). IEEE, 1--6.","author":"Yousef","key":"e_1_3_2_1_17_1","unstructured":"Yousef Safari et al. 2023. Hybrid Obfuscation of Chiplet-Based Systems. In 2023 60th ACM\/IEEE Design Automation Conference (DAC). IEEE, 1--6."},{"key":"e_1_3_2_1_18_1","doi-asserted-by":"crossref","unstructured":"Md Sami Ul Islam Sami et al. 2024. Advancing Trustworthiness in System-inPackage: A Novel Root-of-Trust Hardware Security Module for Heterogeneous Integration. IEEE Access (2024).","DOI":"10.1109\/ACCESS.2024.3375874"},{"volume-title":"[n. d.]. Universal chiplet interconnect express (UCIe): An open industry standard for innovations with chiplets at package level","author":"Sharma Debendra Das","key":"e_1_3_2_1_19_1","unstructured":"Debendra Das Sharma et al. [n. d.]. Universal chiplet interconnect express (UCIe): An open industry standard for innovations with chiplets at package level. IEEE Transactions on Components, Packaging and Manufacturing Technology ([n. d.])."},{"key":"e_1_3_2_1_20_1","doi-asserted-by":"publisher","DOI":"10.1145\/3431389"},{"volume-title":"2015 IEEE International Symposium on Hardware Oriented Security and Trust (HOST). 137--143","author":"Pramod","key":"e_1_3_2_1_21_1","unstructured":"Pramod Subramanyan et al. 2015. Evaluating the security of logic encryption algorithms. In 2015 IEEE International Symposium on Hardware Oriented Security and Trust (HOST). 137--143."},{"volume-title":"Automation & Test in Europe Conference & Exhibition (DATE). IEEE, 1--2.","author":"Jonti","key":"e_1_3_2_1_22_1","unstructured":"Jonti Talukdar et al. 2023. Securing Heterogeneous 2.5 D ICs Against IP Theft through Dynamic Interposer Obfuscation. In 2023 Design, Automation & Test in Europe Conference & Exhibition (DATE). IEEE, 1--2."},{"key":"e_1_3_2_1_23_1","unstructured":"Nidish Vashistha et al. 2022. ToSHI-Towards Secure Heterogeneous Integration: Security Risks Threat Assessment and Assurance. Cryptology ePrint Archive (2022)."},{"volume-title":"2016 IEEE International Symposium on Hardware Oriented Security and Trust (HOST). IEEE, 236--241","author":"Muhammad","key":"e_1_3_2_1_24_1","unstructured":"Muhammad Yasin et al. 2016. SARLock: SAT attack resistant logic locking. In 2016 IEEE International Symposium on Hardware Oriented Security and Trust (HOST). IEEE, 236--241."},{"volume-title":"2021 IEEE international symposium on high-performance computer architecture (HPCA). IEEE, 723--735","author":"Hao","key":"e_1_3_2_1_25_1","unstructured":"Hao Zheng et al. 2021. Adapt-noc: A flexible network-on-chip design for heterogeneous manycore architectures. In 2021 IEEE international symposium on high-performance computer architecture (HPCA). IEEE, 723--735."},{"key":"e_1_3_2_1_26_1","doi-asserted-by":"publisher","DOI":"10.1109\/TIFS.2021.3059271"}],"event":{"name":"ASPDAC '25: 30th Asia and South Pacific Design Automation Conference","sponsor":["SIGDA ACM Special Interest Group on Design Automation","IEICE","IPSJ","IEEE CAS","IEEE CEDA"],"location":"Tokyo Japan","acronym":"ASPDAC '25"},"container-title":["Proceedings of the 30th Asia and South Pacific Design Automation Conference"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3658617.3697762","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/3658617.3697762","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,19]],"date-time":"2025-06-19T01:17:50Z","timestamp":1750295870000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3658617.3697762"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2025,1,20]]},"references-count":26,"alternative-id":["10.1145\/3658617.3697762","10.1145\/3658617"],"URL":"https:\/\/doi.org\/10.1145\/3658617.3697762","relation":{},"subject":[],"published":{"date-parts":[[2025,1,20]]},"assertion":[{"value":"2025-03-04","order":3,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}