{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,6,19]],"date-time":"2025-06-19T05:05:05Z","timestamp":1750309505120,"version":"3.41.0"},"publisher-location":"New York, NY, USA","reference-count":22,"publisher":"ACM","license":[{"start":{"date-parts":[[2025,1,20]],"date-time":"2025-01-20T00:00:00Z","timestamp":1737331200000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/creativecommons.org\/licenses\/by\/4.0\/"}],"funder":[{"DOI":"10.13039\/501100001691","name":"Japan Society for the Promotion of Science","doi-asserted-by":"publisher","award":["18K19778","23K18461","24K02913"],"award-info":[{"award-number":["18K19778","23K18461","24K02913"]}],"id":[{"id":"10.13039\/501100001691","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2025,1,20]]},"DOI":"10.1145\/3658617.3697782","type":"proceedings-article","created":{"date-parts":[[2025,3,4]],"date-time":"2025-03-04T14:23:57Z","timestamp":1741098237000},"page":"1350-1356","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":0,"title":["CACTI-CNFET: an Analytical Tool for Timing, Power, and Area of SRAMs with Carbon Nanotube Field Effect Transistors"],"prefix":"10.1145","author":[{"ORCID":"https:\/\/orcid.org\/0000-0003-0315-3216","authenticated-orcid":false,"given":"Shinobu","family":"Miwa","sequence":"first","affiliation":[{"name":"Univ. of Electro-Communications, Chofu, Japan"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0009-0008-2276-7532","authenticated-orcid":false,"given":"Eiichiro","family":"Sekikawa","sequence":"additional","affiliation":[{"name":"Univ. of Electro-Communications, Chofu, Japan"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-5727-0541","authenticated-orcid":false,"given":"Tongxin","family":"Yang","sequence":"additional","affiliation":[{"name":"Univ. of Electro-Communications, Chofu, Japan"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-9309-5875","authenticated-orcid":false,"given":"Ryota","family":"Shioya","sequence":"additional","affiliation":[{"name":"Univ. of Tokyo, Bunkyo-ku, Japan"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-2521-430X","authenticated-orcid":false,"given":"Hayato","family":"Yamaki","sequence":"additional","affiliation":[{"name":"Univ. of Electro-Communications, Chofu, Japan"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0001-6257-7380","authenticated-orcid":false,"given":"Hiroki","family":"Honda","sequence":"additional","affiliation":[{"name":"Univ. of Electro-Communications, Chofu, Japan"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"320","published-online":{"date-parts":[[2025,3,4]]},"reference":[{"volume-title":"2023 IEEE Symposium on VLSI Technology and Circuits. 1--2.","author":"Yumito","key":"e_1_3_2_1_1_1","unstructured":"Yumito Aoyagi et al. 2023. A 3-nm 27.6-Mbit\/mm2 Self-timed SRAM Enabling 0.48 - 1.2 V Wide Operating Range with Far-end Pre-charge and Weak-Bit Tracking. In 2023 IEEE Symposium on VLSI Technology and Circuits. 1--2."},{"key":"e_1_3_2_1_2_1","article-title":"CACTI 7: New Tools for Interconnect Exploration in Innovative Off-Chip Memories","volume":"14","author":"Rajeev Balasubramonian","year":"2017","unstructured":"Rajeev Balasubramonian et al. 2017. CACTI 7: New Tools for Interconnect Exploration in Innovative Off-Chip Memories. ACM Trans. Archit. Code Optim. 14, 2, Article 14 (jun 2017), 25 pages.","journal-title":"ACM Trans. Archit. Code Optim."},{"key":"e_1_3_2_1_3_1","first-page":"2","article-title":"The gem5 simulator","volume":"39","author":"Nathan Binkert","year":"2011","unstructured":"Nathan Binkert et al. 2011. The gem5 simulator. SIGARCH Comput. Archit. News 39, 2 (aug 2011), 1--7.","journal-title":"SIGARCH Comput. Archit. News"},{"key":"e_1_3_2_1_4_1","doi-asserted-by":"crossref","unstructured":"Ke Chen et al. 2012. CACTI-3DD: Architecture-level modeling for 3D die-stacked DRAM main memory. In DATE. 33--38.","DOI":"10.1109\/DATE.2012.6176428"},{"key":"e_1_3_2_1_5_1","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2022.3146125"},{"key":"e_1_3_2_1_6_1","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2022.3146064"},{"key":"e_1_3_2_1_7_1","volume-title":"Guthaus et al","author":"Matthew","year":"2016","unstructured":"Matthew R. Guthaus et al. 2016. OpenRAM: An open-source memory compiler. In ICCAD. 1--6."},{"key":"e_1_3_2_1_8_1","unstructured":"High Performance Computing Lab. 2024. CACTI-CNFET. https:\/\/github.com\/uec-hpc-lab\/CACTI-CNFET.git."},{"key":"e_1_3_2_1_9_1","doi-asserted-by":"publisher","DOI":"10.1109\/TNANO.2018.2871841"},{"key":"e_1_3_2_1_10_1","doi-asserted-by":"publisher","DOI":"10.1038\/s41586-019-1493-8"},{"key":"e_1_3_2_1_11_1","unstructured":"HP Lab. 2017. CACTI7.0. https:\/\/github.com\/HewlettPackard\/cacti."},{"key":"e_1_3_2_1_12_1","unstructured":"IRDS. 2022. International Roadmap for Devices and Systems 2022 Edition - Beyond CMOS and Emerging Materials Integration-. Whitepaper."},{"key":"e_1_3_2_1_13_1","volume-title":"Jouppi et al","author":"Norman","year":"2012","unstructured":"Norman P. Jouppi et al. 2012. CACTI-IO: CACTI with off-chip power-area-timing models. In ICCAD. 294--301."},{"key":"e_1_3_2_1_14_1","doi-asserted-by":"publisher","DOI":"10.1109\/TED.2015.2457453"},{"key":"e_1_3_2_1_15_1","doi-asserted-by":"crossref","unstructured":"Jingwen Leng et al. 2013. GPUWattch: enabling energy optimizations in GPGPUs. In ISCA. 487--498.","DOI":"10.1145\/2485922.2485964"},{"key":"e_1_3_2_1_16_1","doi-asserted-by":"crossref","unstructured":"Sheng Li et al. 2009. McPAT: An integrated power area and timing modeling framework for multicore and manycore architectures. In MICRO. 469--480.","DOI":"10.1145\/1669112.1669172"},{"key":"e_1_3_2_1_17_1","doi-asserted-by":"crossref","unstructured":"Naveen Muralimanohar et al. 2007. Optimizing NUCA Organizations and Wiring Alternatives for Large Caches with CACTI 6.0. In MICRO. 3--14.","DOI":"10.1109\/MICRO.2007.33"},{"key":"e_1_3_2_1_18_1","unstructured":"NC State University. May 29 2014 [June 10 2021]. FreePDK. Internet:www.eda.ncsu.edu\/wiki\/FreePDK (May 29 2014 [June 10 2021])."},{"key":"e_1_3_2_1_19_1","doi-asserted-by":"publisher","DOI":"10.1126\/science.aaj1628"},{"key":"e_1_3_2_1_20_1","doi-asserted-by":"crossref","unstructured":"Chenlin Shi et al. 2023. CNFET7: An Open Source Cell Library for 7-Nm CNFET Technology. In ASP-DAC. 763--768.","DOI":"10.1145\/3566097.3567939"},{"key":"e_1_3_2_1_21_1","volume-title":"CMOS VLSI Design: A Circuits and Systems Perspective","author":"Weste Neil","unstructured":"Neil Weste and David Harris. 2010. CMOS VLSI Design: A Circuits and Systems Perspective (4th ed.). Addison-Wesley Publishing Company, USA.","edition":"4"},{"key":"e_1_3_2_1_22_1","doi-asserted-by":"publisher","DOI":"10.1109\/4.509850"}],"event":{"name":"ASPDAC '25: 30th Asia and South Pacific Design Automation Conference","sponsor":["SIGDA ACM Special Interest Group on Design Automation","IEICE","IPSJ","IEEE CAS","IEEE CEDA"],"location":"Tokyo Japan","acronym":"ASPDAC '25"},"container-title":["Proceedings of the 30th Asia and South Pacific Design Automation Conference"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3658617.3697782","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/3658617.3697782","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,19]],"date-time":"2025-06-19T01:17:53Z","timestamp":1750295873000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3658617.3697782"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2025,1,20]]},"references-count":22,"alternative-id":["10.1145\/3658617.3697782","10.1145\/3658617"],"URL":"https:\/\/doi.org\/10.1145\/3658617.3697782","relation":{},"subject":[],"published":{"date-parts":[[2025,1,20]]},"assertion":[{"value":"2025-03-04","order":3,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}