{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,6,19]],"date-time":"2025-06-19T05:05:06Z","timestamp":1750309506549,"version":"3.41.0"},"publisher-location":"New York, NY, USA","reference-count":12,"publisher":"ACM","license":[{"start":{"date-parts":[[2025,1,20]],"date-time":"2025-01-20T00:00:00Z","timestamp":1737331200000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/creativecommons.org\/licenses\/by\/4.0\/"}],"funder":[{"DOI":"10.13039\/100000001","name":"National Science Foundation","doi-asserted-by":"publisher","award":["CCF-1846424"],"award-info":[{"award-number":["CCF-1846424"]}],"id":[{"id":"10.13039\/100000001","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2025,1,20]]},"DOI":"10.1145\/3658617.3698482","type":"proceedings-article","created":{"date-parts":[[2025,3,4]],"date-time":"2025-03-04T14:23:57Z","timestamp":1741098237000},"page":"321-324","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":0,"title":["Humanoid Robot Control: A Mixed-Signal Footstep Planning SoC with ZMP Gait Scheduler and Neural Inverse Kinematics"],"prefix":"10.1145","author":[{"ORCID":"https:\/\/orcid.org\/0000-0003-2812-3857","authenticated-orcid":false,"given":"Qiankai","family":"Cao","sequence":"first","affiliation":[{"name":"Electrical and Computer Engineering, Northwestern University, Evanston, IL, USA"}]},{"ORCID":"https:\/\/orcid.org\/0009-0004-4421-2977","authenticated-orcid":false,"given":"Yiqi","family":"Li","sequence":"additional","affiliation":[{"name":"Electrical and Computer Engineering, Northwestern University, Evanston, IL, USA"}]},{"ORCID":"https:\/\/orcid.org\/0009-0008-0037-6100","authenticated-orcid":false,"given":"Juin Chuen","family":"Oh","sequence":"additional","affiliation":[{"name":"Electrical and Computer Engineering, Northwestern University, Evanston, IL, USA"}]},{"ORCID":"https:\/\/orcid.org\/0000-0003-2912-7294","authenticated-orcid":false,"given":"Jie","family":"Gu","sequence":"additional","affiliation":[{"name":"Electrical and Computer Engineering, Northwestern University, Evanston, IL, USA"}]}],"member":"320","published-online":{"date-parts":[[2025,3,4]]},"reference":[{"key":"e_1_3_2_1_1_1","volume-title":"IEEE","author":"Garimort J.","year":"2011","unstructured":"J. Garimort, et al., \"Humanoid navigation with dynamic footstep plans,\" in 2011 IEEE International Conference on Robotics and Automation (ICRA). IEEE, 2011."},{"key":"e_1_3_2_1_2_1","volume-title":"2020 IEEE International Solid-State Circuits Conference - (ISSCC)","author":"Chung C.","year":"2020","unstructured":"C. Chung, et al., \"21.2 A 1.5\u03bcJ\/Task Path-Planning Processor for 2D\/3D Autonomous Navigation of Micro Robots,\" 2020 IEEE International Solid-State Circuits Conference - (ISSCC), San Francisco, CA, USA, 2020."},{"key":"e_1_3_2_1_3_1","volume-title":"A 40x40 four-neighbor time-based in-memory computing graph asic chip featuring wavefront expansion and 2-dimensional gradient control,\" in International Solid-State Circuits Conference (ISSCC)","author":"Everson L.","year":"2019","unstructured":"L. Everson, et al., \"A 40x40 four-neighbor time-based in-memory computing graph asic chip featuring wavefront expansion and 2-dimensional gradient control,\" in International Solid-State Circuits Conference (ISSCC), 2019."},{"key":"e_1_3_2_1_4_1","volume-title":"IEEE","author":"Yoon J.-H.","year":"2020","unstructured":"J.-H. Yoon, et al., \"31.1 a 65nm 8.79 tops\/w 23.82 mw mixed-signal oscillator-based neuro slam accelerator for applications in edge robotics,\" in 2020 IEEE International Solid-State Circuits Conference (ISSCC). IEEE, 2020."},{"key":"e_1_3_2_1_5_1","volume-title":"2019 IEEE International Solid- State Circuits Conference - (ISSCC)","author":"Cao N.","year":"2019","unstructured":"N. Cao, et al., \"14.1 A 65nm 1.1-to-9.1TOPS\/W Hybrid-Digital-Mixed-Signal Computing Platform for Accelerating Model-Based and Model-Free Swarm Robotics,\" 2019 IEEE International Solid- State Circuits Conference - (ISSCC), San Francisco, CA, USA, 2019."},{"key":"e_1_3_2_1_6_1","doi-asserted-by":"crossref","unstructured":"I.-T. Lin Z.-S. Fu W.-C. Chen L.-Y. Lin N.-S. Chang C.-P. Lin C.-S. Chen and C.-H. Yang \"2.5 a 28nm 142mw motion-control soc for autonomous mobile robots \" in 2023 IEEE International Solid-State Circuits Conference (ISSCC). IEEE.","DOI":"10.1109\/ISSCC42615.2023.10067700"},{"key":"e_1_3_2_1_7_1","first-page":"476","volume-title":"Proceedings of the AAAI Conference of Artificial Intelligence (AAAI)","author":"Koenig S.","year":"2002","unstructured":"S. Koenig, et al., \"D* Lite\" in Proceedings of the AAAI Conference of Artificial Intelligence (AAAI), pages 476--483, 2002."},{"key":"e_1_3_2_1_8_1","article-title":"An 8 Bit 12.4 TOPS\/W Phase-Domain MAC Circuit for Energy-Constrained Deep Learning Accelerators","author":"Toyama Y.","unstructured":"Y. Toyama, K. Yoshioka, K. Ban, S. Maya, A. Sai and K. Onizuka, \"An 8 Bit 12.4 TOPS\/W Phase-Domain MAC Circuit for Energy-Constrained Deep Learning Accelerators,\" in IEEE Journal of Solid-State Circuits.","journal-title":"IEEE Journal of Solid-State Circuits."},{"key":"e_1_3_2_1_9_1","doi-asserted-by":"crossref","unstructured":"Q. Cao J. C. Oh and J. Gu \"A Mixed-signal 3D Footstep Planning SoC for Motion Control of Humanoid Robots with Embedded Zero-Moment-Point based Gait Scheduler and Neural Inverse Kinematics \" 2024 IEEE Symposium on VLSI Technology and Circuits (VLSI Technology and Circuits) Honolulu HI USA 2024.","DOI":"10.1109\/VLSITechnologyandCir46783.2024.10631362"},{"key":"e_1_3_2_1_10_1","doi-asserted-by":"crossref","unstructured":"Q. Cao X. Chen and J. Gu \"Development of Tropical Algebraic Accelerator with Energy Efficient Time-Domain Computing for Combinatorial Optimization and Machine Learning \" 2023 IEEE\/ACM International Symposium on Low Power Electronics and Design (ISLPED) Vienna Austria 2023.","DOI":"10.1109\/ISLPED58423.2023.10244267"},{"key":"e_1_3_2_1_11_1","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2018.2883394"},{"key":"e_1_3_2_1_12_1","doi-asserted-by":"crossref","unstructured":"Z. Chen and J. Gu \"19.7 A Scalable Pipelined Time-Domain DTW Engine for Time-Series Classification Using Multibit Time Flip-Flops With 140Giga-Cell-Updates\/s Throughput \" 2019 IEEE International Solid-State Circuits Conference - (ISSCC) San Francisco CA USA 2019.","DOI":"10.1109\/ISSCC.2019.8662340"}],"event":{"name":"ASPDAC '25: 30th Asia and South Pacific Design Automation Conference","sponsor":["SIGDA ACM Special Interest Group on Design Automation","IEICE","IPSJ","IEEE CAS","IEEE CEDA"],"location":"Tokyo Japan","acronym":"ASPDAC '25"},"container-title":["Proceedings of the 30th Asia and South Pacific Design Automation Conference"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3658617.3698482","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/3658617.3698482","content-type":"application\/pdf","content-version":"vor","intended-application":"syndication"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/3658617.3698482","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,19]],"date-time":"2025-06-19T01:17:53Z","timestamp":1750295873000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3658617.3698482"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2025,1,20]]},"references-count":12,"alternative-id":["10.1145\/3658617.3698482","10.1145\/3658617"],"URL":"https:\/\/doi.org\/10.1145\/3658617.3698482","relation":{},"subject":[],"published":{"date-parts":[[2025,1,20]]},"assertion":[{"value":"2025-03-04","order":3,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}