{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,6,19]],"date-time":"2025-06-19T05:05:05Z","timestamp":1750309505165,"version":"3.41.0"},"publisher-location":"New York, NY, USA","reference-count":16,"publisher":"ACM","license":[{"start":{"date-parts":[[2025,1,20]],"date-time":"2025-01-20T00:00:00Z","timestamp":1737331200000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2025,1,20]]},"DOI":"10.1145\/3658617.3703131","type":"proceedings-article","created":{"date-parts":[[2025,3,4]],"date-time":"2025-03-04T14:32:21Z","timestamp":1741098741000},"page":"1270-1274","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":0,"title":["Current consumption model for more efficient side-channel tolerant design at FPGA design stage"],"prefix":"10.1145","author":[{"ORCID":"https:\/\/orcid.org\/0000-0001-9389-7977","authenticated-orcid":false,"given":"Daisuke","family":"Fujimoto","sequence":"first","affiliation":[{"name":"Nara Institute of Science and Technology, Ikoma, Japan"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-1160-8156","authenticated-orcid":false,"given":"Yuichi","family":"Hayashi","sequence":"additional","affiliation":[{"name":"Nara Institute of Science and Technology, Ikoma, Japan"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"320","published-online":{"date-parts":[[2025,3,4]]},"reference":[{"key":"e_1_3_2_1_1_1","first-page":"16","volume-title":"Correlation Power Analysis with a Leakage Model,\" in Cryptographic Hardware and Embedded Systems - CHES","author":"Brier E.","year":"2004","unstructured":"E. Brier, C. Clavier, and F. Olivier, \"Correlation Power Analysis with a Leakage Model,\" in Cryptographic Hardware and Embedded Systems - CHES 2004, pp. 16--29, 2004."},{"key":"e_1_3_2_1_2_1","first-page":"35","volume-title":"Power-Analysis Attacks on an FPGA - First Experimental Results,\" in Cryptographic Hardware and Embedded Systems - CHES","author":"\u00d6rs S. B.","year":"2003","unstructured":"S. B. \u00d6rs, E. Oswald, and B. Preneel, \"Power-Analysis Attacks on an FPGA - First Experimental Results,\" in Cryptographic Hardware and Embedded Systems - CHES 2003, pp. 35--50, 2003."},{"key":"e_1_3_2_1_3_1","first-page":"246","volume-title":"Automation and Test in Europe Conference and Exhibition","author":"Tiri K.","year":"2004","unstructured":"K. Tiri and I. Verbauwhede, \"A logic level design methodology for a secure DPA resistant ASIC or FPGA implementation,\" in Proceedings Design, Automation and Test in Europe Conference and Exhibition, pp. 246--251, 2004."},{"issue":"2","key":"e_1_3_2_1_4_1","doi-asserted-by":"crossref","first-page":"343","DOI":"10.1109\/JETCAS.2021.3077887","article-title":"Dual-Hiding Side-Channel-Attack Resistant FPGA-Based Asynchronous-Logic AES: Design, Countermeasures and Evaluation","volume":"11","author":"Chong K.-S.","year":"2021","unstructured":"K.-S. Chong et al., \"Dual-Hiding Side-Channel-Attack Resistant FPGA-Based Asynchronous-Logic AES: Design, Countermeasures and Evaluation,\" IEEE J. Emerg. Sel. Top. Circuits Syst., vol. 11, no. 2, pp. 343--356, Jun. 2021.","journal-title":"IEEE J. Emerg. Sel. Top. Circuits Syst."},{"key":"e_1_3_2_1_5_1","first-page":"194","volume-title":"Masking AES with $$d+1$$Shares in Hardware,\" in Cryptographic Hardware and Embedded Systems - CHES","author":"De Cnudde T.","year":"2016","unstructured":"T. De Cnudde, O. Reparaz, B. Bilgin, S. Nikova, V. Nikov, and V. Rijmen, \"Masking AES with $$d+1$$Shares in Hardware,\" in Cryptographic Hardware and Embedded Systems - CHES 2016, pp. 194--212, 2016."},{"key":"e_1_3_2_1_6_1","first-page":"45","volume-title":"Secure FPGA circuits using controlled placement and routing,\" in Proceedings of the 5th IEEE\/ACM international conference on Hardware\/software codesign and system synthesis","author":"Yu P.","year":"2007","unstructured":"P. Yu and P. Schaumont, \"Secure FPGA circuits using controlled placement and routing,\" in Proceedings of the 5th IEEE\/ACM international conference on Hardware\/software codesign and system synthesis, pp. 45--50, 2007."},{"key":"e_1_3_2_1_7_1","first-page":"157","volume-title":"Successfully Attacking Masked AES Hardware Implementations,\" in Cryptographic Hardware and Embedded Systems - CHES","author":"Mangard S.","year":"2005","unstructured":"S. Mangard, N. Pramstaller, and E. Oswald, \"Successfully Attacking Masked AES Hardware Implementations,\" in Cryptographic Hardware and Embedded Systems - CHES 2005, pp. 157--171, 2005."},{"key":"e_1_3_2_1_8_1","doi-asserted-by":"publisher","DOI":"10.1007\/s13389-020-00233-8"},{"issue":"4","key":"e_1_3_2_1_9_1","doi-asserted-by":"crossref","first-page":"83","DOI":"10.1109\/LEMCPA.2020.2978624","article-title":"A Fast Side-Channel Leakage Simulation Technique Based on IC Chip Power Modeling","volume":"1","author":"Tsukioka A.","year":"2019","unstructured":"A. Tsukioka et al., \"A Fast Side-Channel Leakage Simulation Technique Based on IC Chip Power Modeling,\" IEEE Lett. Electromagn. Compat. Pract. Appl., vol. 1, no. 4, pp. 83--87, Dec. 2019.","journal-title":"IEEE Lett. Electromagn. Compat. Pract. Appl."},{"key":"e_1_3_2_1_10_1","first-page":"87","volume-title":"A fast power current analysis methodology using capacitor charging model for side channel attack evaluation,\" in 2011 IEEE International Symposium on Hardware-Oriented Security and Trust","author":"Fujimoto D.","year":"2011","unstructured":"D. Fujimoto, M. Nagata, T. Katashita, A. Sasaki, Y. Hori, and A. Satoh, \"A fast power current analysis methodology using capacitor charging model for side channel attack evaluation,\" in 2011 IEEE International Symposium on Hardware-Oriented Security and Trust, San Diego, CA, USA: IEEE, pp. 87--92, 2011."},{"key":"e_1_3_2_1_11_1","first-page":"175","volume-title":"Nara, Japan","author":"Iokibe K.","year":"2013","unstructured":"K. Iokibe and Y. Toyota, \"Estimation of data-dependent power voltage variations of FPGA by equivalent circuit modeling from on-board measurements,\" in 2013 9th International Workshop on Electromagnetic Compatibility of Integrated Circuits (EMC Compo), Nara, Japan, pp. 175--179, 2013."},{"key":"e_1_3_2_1_12_1","first-page":"1","volume-title":"PowerScout: A Security-Oriented Power Delivery Network Modeling Framework for Cross-Domain Side-Channel Analysis,\" in 2020 Asian Hardware Oriented Security and Trust Symposium (AsianHOST)","author":"Zhu H.","year":"2020","unstructured":"H. Zhu, X. Guo, Y. Jin, and X. Zhang, \"PowerScout: A Security-Oriented Power Delivery Network Modeling Framework for Cross-Domain Side-Channel Analysis,\" in 2020 Asian Hardware Oriented Security and Trust Symposium (AsianHOST), pp. 1--6, 2020."},{"key":"e_1_3_2_1_13_1","doi-asserted-by":"publisher","DOI":"10.1109\/TEMC.2010.2045382"},{"key":"e_1_3_2_1_14_1","doi-asserted-by":"publisher","DOI":"10.1109\/TADVP.2010.2043673"},{"key":"e_1_3_2_1_15_1","doi-asserted-by":"crossref","unstructured":"R. Singh \"Simulation and Optimization of the Power Distribution Network in VLSI Circuits \" in Signal Integrity Effects in Custom IC and ASIC Designs pp. 291--296 2002.","DOI":"10.1109\/9780470546413"},{"key":"e_1_3_2_1_16_1","first-page":"299","volume-title":"Evaluation Board for EM Information Leakage from Large Scale Cryptographic Circuits,\"2022 IEEE International Symposium on Electromagnetic Compatibility & Signal\/Power Integrity (EMCSI)","author":"D.","year":"2022","unstructured":"D. Fujimoto et.al, \"SASIMI: Evaluation Board for EM Information Leakage from Large Scale Cryptographic Circuits,\"2022 IEEE International Symposium on Electromagnetic Compatibility & Signal\/Power Integrity (EMCSI), pp.299--302, 2022."}],"event":{"name":"ASPDAC '25: 30th Asia and South Pacific Design Automation Conference","sponsor":["SIGDA ACM Special Interest Group on Design Automation","IEICE","IPSJ","IEEE CAS","IEEE CEDA"],"location":"Tokyo Japan","acronym":"ASPDAC '25"},"container-title":["Proceedings of the 30th Asia and South Pacific Design Automation Conference"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3658617.3703131","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/3658617.3703131","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,19]],"date-time":"2025-06-19T01:17:53Z","timestamp":1750295873000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3658617.3703131"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2025,1,20]]},"references-count":16,"alternative-id":["10.1145\/3658617.3703131","10.1145\/3658617"],"URL":"https:\/\/doi.org\/10.1145\/3658617.3703131","relation":{},"subject":[],"published":{"date-parts":[[2025,1,20]]},"assertion":[{"value":"2025-03-04","order":3,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}