{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,5,7]],"date-time":"2026-05-07T15:36:13Z","timestamp":1778168173041,"version":"3.51.4"},"publisher-location":"New York, NY, USA","reference-count":63,"publisher":"ACM","license":[{"start":{"date-parts":[[2025,1,20]],"date-time":"2025-01-20T00:00:00Z","timestamp":1737331200000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2025,1,20]]},"DOI":"10.1145\/3658617.3703144","type":"proceedings-article","created":{"date-parts":[[2025,3,4]],"date-time":"2025-03-04T14:23:57Z","timestamp":1741098237000},"page":"676-682","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":2,"title":["Leveraging Machine Learning Techniques for Traditional EDA Workflow Enhancement"],"prefix":"10.1145","author":[{"ORCID":"https:\/\/orcid.org\/0009-0005-1651-6815","authenticated-orcid":false,"given":"Jinoh","family":"Cho","sequence":"first","affiliation":[{"name":"POSTECH, Pohang, Republic of Korea"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-1781-1606","authenticated-orcid":false,"given":"Jaekyung","family":"Im","sequence":"additional","affiliation":[{"name":"POSTECH, Pohang, Republic of Korea"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0009-0008-4092-7499","authenticated-orcid":false,"given":"Jaeseung","family":"Lee","sequence":"additional","affiliation":[{"name":"POSTECH, Pohang, Republic of Korea"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-4965-5484","authenticated-orcid":false,"given":"Kyungjun","family":"Min","sequence":"additional","affiliation":[{"name":"POSTECH, Pohang, Republic of Korea"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0009-0002-0046-1387","authenticated-orcid":false,"given":"Seonghyeon","family":"Park","sequence":"additional","affiliation":[{"name":"POSTECH, Pohang, Republic of Korea"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0009-0000-1561-9170","authenticated-orcid":false,"given":"Jaemin","family":"Seo","sequence":"additional","affiliation":[{"name":"POSTECH, Pohang, Republic of Korea"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-9295-4850","authenticated-orcid":false,"given":"Jongho","family":"Yoon","sequence":"additional","affiliation":[{"name":"POSTECH, Pohang, Republic of Korea"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0003-3015-1806","authenticated-orcid":false,"given":"Seokhyeong","family":"Kang","sequence":"additional","affiliation":[{"name":"POSTECH, Pohang, Republic of Korea"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"320","published-online":{"date-parts":[[2025,3,4]]},"reference":[{"key":"e_1_3_2_1_1_1","volume-title":"Proc. ISPD","author":"Kahng A. B.","year":"2018","unstructured":"A. B. Kahng, \"Machine Learning Applications in Physical Design: Recent Results and Directions\", Proc. ISPD, 2018."},{"key":"e_1_3_2_1_2_1","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD57390.2023.10323684"},{"key":"e_1_3_2_1_3_1","volume-title":"Proc. ICCAD","author":"Jung J.","year":"2023","unstructured":"J. Jung, A. B. Kahng, S. Kundu et al., \"Invited Paper: IEEE CEDA DATC Emerging Foundations in IC Physical Design and MLCAD Research\", Proc. ICCAD, 2023."},{"key":"e_1_3_2_1_4_1","doi-asserted-by":"publisher","DOI":"10.1145\/3240765.3240843"},{"key":"e_1_3_2_1_5_1","volume-title":"Proc. ICCAD","author":"Baek K.","year":"2022","unstructured":"K. Baek, H. Park, S. Kim et al., \"Pin Accessibility and Routing Congestion Aware DRC Hotspot Prediction using Graph Neural Network and U-Net\", Proc. ICCAD, 2022."},{"key":"e_1_3_2_1_6_1","doi-asserted-by":"publisher","DOI":"10.2737\/FPL-GTR-290"},{"key":"e_1_3_2_1_7_1","volume-title":"Proc. DAC","author":"Barboza E. C.","year":"2019","unstructured":"E. C. Barboza, N. Shukla, Y. Chen et al., \"Machine Learning-Based Pre-Routing Timing Prediction with Reduced Pessimism\", Proc. DAC, 2019."},{"key":"e_1_3_2_1_8_1","volume-title":"Proc. DAC","author":"Guo Z.","year":"2022","unstructured":"Z. Guo, M. Liu, J. Gu et al., \"A Timing Engine Inspired Graph Neural Network Model for Pre-Routing Slack Prediction\", Proc. DAC, 2022."},{"key":"e_1_3_2_1_9_1","volume-title":"Proc. ASP-DAC","author":"Yoon J.","year":"2025","unstructured":"J. Yoon, J. Lee, D. Kim et al., \"ParaFormer: A Hybrid Graph Neural Network and Transformer Approach for Pre-Routing Parasitic RC Prediction\", Proc. ASP-DAC, 2025."},{"key":"e_1_3_2_1_10_1","volume-title":"Proc. ISCAS","author":"Kwon Y.","year":"2021","unstructured":"Y. Kwon, G. Jung, D. Hyun et al., \"Dynamic IR Drop Prediction Using Image-to-Image Translation Neural Network\", Proc. ISCAS, 2021."},{"issue":"1","key":"e_1_3_2_1_11_1","first-page":"164","article-title":"PROS 2.0: A Plug-In for Routability Optimization and Routed Wirelength Estimation Using Deep Learning","volume":"42","author":"Chen J.","year":"2023","unstructured":"J. Chen, J. Kuang, G. Zhao et al., \"PROS 2.0: A Plug-In for Routability Optimization and Routed Wirelength Estimation Using Deep Learning\", IEEE TCAD 42(1) 2023, pp. 164--177.","journal-title":"IEEE TCAD"},{"key":"e_1_3_2_1_12_1","volume-title":"Proc. ICCAD","author":"Min K.","year":"2023","unstructured":"K. Min, S. Kwon, S-Y. Lee et al., \"ClusterNet: Routing Congestion Prediction and Optimization using Netlist Clustering and Graph Neural Networks\", Proc. ICCAD, 2023."},{"key":"e_1_3_2_1_13_1","doi-asserted-by":"publisher","DOI":"10.1145\/3036669.3036681"},{"key":"e_1_3_2_1_14_1","volume-title":"Proc. ICCAD","author":"Park S.","year":"2023","unstructured":"S. Park, D. Kim, S. Kwon et al., \"Routability Prediction and Optimization Using Explainable AI\", Proc. ICCAD, 2023."},{"key":"e_1_3_2_1_15_1","doi-asserted-by":"publisher","DOI":"10.1145\/3676536.3676828"},{"key":"e_1_3_2_1_16_1","volume-title":"Proc. DAC","author":"Lu Y-C.","year":"2021","unstructured":"Y-C. Lu, S. Nath, V. Khandelwal et al., \"RL-Sizer: VLSI Gate Sizing for Timing Optimization using Deep Reinforcement Learning\", Proc. DAC, 2021."},{"key":"e_1_3_2_1_17_1","volume-title":"Proc. ICCAD","author":"Seo J.","year":"2024","unstructured":"J. Seo, S. Park and S. Kang, \"Improving Timing & Power Trade-off in Post-place Optimization Using Multi-agent Reinforcement Learning\", Proc. ICCAD, 2024."},{"key":"e_1_3_2_1_18_1","volume-title":"Proc. ICCAD","author":"Nath S.","year":"2023","unstructured":"S. Nath, G. Pradipta, C. Hu et al., \"TransSizer: A Novel Transformer-Based Fast Gate Sizer\", Proc. ICCAD, 2023."},{"key":"e_1_3_2_1_19_1","volume-title":"Proc. ASP-DAC","author":"Xie Z.","year":"2020","unstructured":"Z. Xie, H. Ren, B. Khailany et al., \"PowerNet: Transferable Dynamic IR Drop Estimation via Maximum Convolutional Neural Network\", Proc. ASP-DAC, 2020."},{"key":"e_1_3_2_1_20_1","doi-asserted-by":"publisher","DOI":"10.1109\/DAC56929.2023.10247707"},{"issue":"5","key":"e_1_3_2_1_21_1","first-page":"1495","article-title":"PROBE2.0: A Systematic Framework for Routability Assessment From Technology to Design in Advanced Nodes","volume":"41","author":"Cheng C-K.","year":"2022","unstructured":"C-K. Cheng, A. B. Kahng, H. Kim et al., \"PROBE2.0: A Systematic Framework for Routability Assessment From Technology to Design in Advanced Nodes\", IEEE TCAD 41(5) 2022, pp. 1495--1508.","journal-title":"IEEE TCAD"},{"key":"e_1_3_2_1_22_1","volume-title":"ACM TODAES 68(4)","author":"Esmaeilzadeh H.","year":"2024","unstructured":"H. Esmaeilzadeh, S. Ghodrati, A. Kahng et al., \"An Open-Source ML-Based Full-Stack Optimization Framework for Machine Learning Accelerators\", ACM TODAES 68(4) 2024."},{"key":"e_1_3_2_1_23_1","volume-title":"Proc. ASP-DAC","author":"Lee J.","year":"2025","unstructured":"J. Lee, S. Jang, J. Lee et al., \"LIBMixer: An all-MLP Architecture for Cell Library Characterization towards Design Space Optimization\", Proc. ASP-DAC, 2025."},{"key":"e_1_3_2_1_24_1","doi-asserted-by":"publisher","DOI":"10.23919\/DATE58400.2024.10546712"},{"key":"e_1_3_2_1_25_1","volume-title":"Proc. ICCAD","author":"Cho J.","year":"2024","unstructured":"J. Cho, S. Park, J. Lee et al., \"RL-Fill: Timing-Aware Fill Insertion Using Reinforcement Learning\", Proc. ICCAD, 2024."},{"key":"e_1_3_2_1_26_1","volume-title":"Proc. IEDM","author":"Moroz V.","year":"2020","unstructured":"V. Moroz, X-W. Lin, P. Asenov et al., \"DTCO Launches Moore's Law Over the Feature Scaling Wall\", Proc. IEDM, 2020."},{"key":"e_1_3_2_1_27_1","volume-title":"Proc. DEStech CSE","author":"She Y.","year":"2017","unstructured":"Y. She, L. Jhang, J. ZHENG et al., \"Standard Cell Library Characterization of 28nm Process Based on Machine Learning\", Proc. DEStech CSE, 2017."},{"key":"e_1_3_2_1_28_1","volume-title":"Proc. ICECS","author":"Jacinto G.","year":"2023","unstructured":"G. Jacinto, C Schneider, A. Zimpeck et al., \"Fast and Low-Error Prediction of Logic Gate Cell Characterization\", Proc. ICECS, 2023."},{"key":"e_1_3_2_1_29_1","volume-title":"Proc. ASP-DAC","author":"Cheng X.","year":"2024","unstructured":"X. Cheng, Y. Ye, G. He et al., \"Heterogeneous Graph Attention Network Based Statistical Timing Library Characterization with Parasitic RC Reduction\", Proc. ASP-DAC, 2024."},{"key":"e_1_3_2_1_30_1","doi-asserted-by":"publisher","DOI":"10.1145\/3400302.3415713"},{"key":"e_1_3_2_1_31_1","volume-title":"Proc. ISLPED","author":"Lee J.","year":"2023","unstructured":"J. Lee, J. Lee, S. Park et al. \"Multi-Source Transfer Learning for Design Technology Co-Optimization\", Proc. ISLPED, 2023."},{"key":"e_1_3_2_1_32_1","doi-asserted-by":"publisher","DOI":"10.1109\/TED.2016.2554561"},{"key":"e_1_3_2_1_33_1","volume-title":"Proc. ISQED","author":"Han K.","year":"2017","unstructured":"K. Han, A. B. Kahng, H. Lee et al., \"Performance- and Energy-Aware Optimization of BEOL Interconnect Stack Geometry in Advanced Technology Nodes\", Proc. ISQED, 2017"},{"key":"e_1_3_2_1_34_1","doi-asserted-by":"publisher","DOI":"10.1109\/ICCD.2016.7753259"},{"issue":"4","key":"e_1_3_2_1_35_1","first-page":"1218","article-title":"PROBE3.0: A Systematic Framework for Design-Technology Pathfinding with Improved Design Enablement","volume":"43","author":"Choi S.","year":"2024","unstructured":"S. Choi, J. Jung, A. B. Kahng et al., \"PROBE3.0: A Systematic Framework for Design-Technology Pathfinding with Improved Design Enablement\", IEEE TACD, 43(4) (2024), pp. 1218--1231.","journal-title":"IEEE TACD"},{"issue":"8","key":"e_1_3_2_1_36_1","first-page":"1059","article-title":"Machine Learning Prediction for Design and System Technology Co-Optimization Sensitivity Analysis","volume":"30","author":"Cheng C.-K.","year":"2022","unstructured":"C.-K. Cheng, C.-T. Hom, C. Holtz et al., \"Machine Learning Prediction for Design and System Technology Co-Optimization Sensitivity Analysis\", IEEE TVLSI, 30(8) (2022), pp. 1059--1072.","journal-title":"IEEE TVLSI"},{"key":"e_1_3_2_1_37_1","unstructured":"\"Synopsys StarRC User Guide \" http:\/\/www.synopsys.com."},{"key":"e_1_3_2_1_38_1","unstructured":"\"Synopsys IC Compiler II User Guide \" http:\/\/www.synopsys.com."},{"key":"e_1_3_2_1_39_1","unstructured":"\"Cadence Innovus User Guide \" http:\/\/www.cadence.com."},{"key":"e_1_3_2_1_40_1","volume-title":"Proc. ICCAD","author":"Topaloglu R. O.","year":"2014","unstructured":"R. O. Topaloglu, \"ICCAD-2014 CAD contest in Design for Manufacturability Flow for Advanced Semiconductor Nodes and Benchmark Suite\", Proc. ICCAD, 2014."},{"key":"e_1_3_2_1_41_1","volume-title":"Proc. ICCAD","author":"Bo Y.","year":"2018","unstructured":"Y. Bo and S. Sridharan, \"ICCAD-2018 CAD contest in Timing-Aware Fill Insertion\", Proc. ICCAD, 2018."},{"key":"e_1_3_2_1_42_1","volume-title":"Proc. ISPD","author":"Chen Y.","year":"2002","unstructured":"Y. Chen, A. B. Kahng, G. Robins et al., \"Closing the smoothness and uniformity gap in area fill synthesis\", Proc. ISPD, 2002."},{"issue":"3","key":"e_1_3_2_1_43_1","first-page":"402","article-title":"Efficient Approximation Algorithms for Chemical Mechanical Polishing Dummy Fill","volume":"30","author":"Feng C.","year":"2011","unstructured":"C. Feng, H. Zhou, C. Yan et al., \"Efficient Approximation Algorithms for Chemical Mechanical Polishing Dummy Fill\", IEEE TCAD, 30(3) (2011), pp. 402--415.","journal-title":"IEEE TCAD"},{"key":"e_1_3_2_1_44_1","volume-title":"Proc. DAC","author":"Jiang B.","year":"2019","unstructured":"B. Jiang, X. Zhang, R. Chen et al., \"FIT: Fill Insertion Considering Timing\", Proc. DAC, 2019."},{"key":"e_1_3_2_1_45_1","volume-title":"Proc. DAC","author":"Yu S.","year":"2020","unstructured":"S. Yu, C. Kao, C. Huang et al., \"Equivalent Capacitance Guided Dummy Fill Insertion for Timing and Manufacturability\", Proc. DAC, 2020."},{"key":"e_1_3_2_1_46_1","volume-title":"NeurIPS","author":"Goodfellow I.","year":"2014","unstructured":"I. Goodfellow, J. Pouget-Abadie, M. Mirza et al., \"Generative Adversarial Nets\" Proc. NeurIPS, 2014."},{"key":"e_1_3_2_1_47_1","volume-title":"Proc. GLS-VLSI","author":"Kong M.","year":"2022","unstructured":"M. Kong, D. Kim, M. Kwon et al., \"GAN-Dummy Fill: Timing-aware Dummy Fill Method using GAN\", Proc. GLS-VLSI, 2022."},{"key":"e_1_3_2_1_48_1","volume-title":"CVPR","author":"Isola P.","year":"2017","unstructured":"P. Isola, J. Zhu, T. Zhou et al., \"Image-to-Image Translation with Conditional Adversarial Networks\" Proc. CVPR, 2017."},{"key":"e_1_3_2_1_49_1","volume-title":"Proc. ICCAD","author":"Ghose A.","year":"2021","unstructured":"A. Ghose, V. Zhang, Y. Zhang et al., \"Generalizable Cross-Graph Embedding for GNN-based Congestion Prediction\", Proc. ICCAD, 2021."},{"key":"e_1_3_2_1_50_1","volume-title":"Proc. ICCAD","author":"Zheng S.","year":"2023","unstructured":"S. Zheng, L. Zhou, P. Xu et al., \"Lay-Net: Grafting Netlist Knowledge on Layout-Based Congestion Prediction\", Proc. ICCAD, 2023."},{"key":"e_1_3_2_1_51_1","volume-title":"Proc. ASP-DAC","author":"Liu B.","year":"2024","unstructured":"B. Liu, C. Qiao, N. Xu et al., \"Variational Label-Correlation Enhancement for Congestion Prediction\", Proc. ASP-DAC, 2024."},{"key":"e_1_3_2_1_52_1","volume-title":"Proc. MLCAD","author":"Lee Z-H.","year":"2023","unstructured":"Z-H. Lee, C-H. Lu, H-H. Pan et al., \"A Robust Routing Guide Generation Approach for Mixed-Size Designs\", Proc. MLCAD, 2023."},{"key":"e_1_3_2_1_53_1","volume-title":"Proc. DATE","author":"Lee S.-Y.","year":"2023","unstructured":"S.-Y. Lee, S. Park, D. Kim et al., \"RL-Legalizer: Reinforcement Learning-based Cell Priority Optimization in Mixed-Height Standard Cell Legalization\", Proc. DATE, 2023."},{"key":"e_1_3_2_1_54_1","volume-title":"Proc. DAC","author":"Kahng A. B.","year":"2024","unstructured":"A. B. Kahng, S. Kang, S. Kundu et al., \"PPA-Relevant Clustering-Driven Placement for Large-Scale VLSI Designs\", Proc. DAC, 2024."},{"key":"e_1_3_2_1_55_1","volume-title":"Proc. DAC","author":"Jindal T.","year":"2010","unstructured":"T. Jindal, C. J. Alpert, J. Hu et al., \"Detecting tangled logic structures in VLSI netlists\", Proc. DAC, 2010."},{"key":"e_1_3_2_1_56_1","volume-title":"Proc. ICCAD","author":"Hu M-C. K, J.","year":"2011","unstructured":"M-C. K, J. Hu, D-J. Lee et al., \"A SimPLR method for routability-driven placement\", Proc. ICCAD, 2011."},{"key":"e_1_3_2_1_57_1","doi-asserted-by":"publisher","DOI":"10.1038\/s41598-019-41695-z"},{"key":"e_1_3_2_1_58_1","doi-asserted-by":"publisher","DOI":"10.1145\/3632409.3632840"},{"issue":"6","key":"e_1_3_2_1_59_1","first-page":"2030","article-title":"Construction of Realistic Place-and-route Benchmarks for Machine Learning Applications","volume":"42","author":"Kim D.","year":"2023","unstructured":"D. Kim, S.-Y. Lee, K. Min et al., \"Construction of Realistic Place-and-route Benchmarks for Machine Learning Applications\", IEEE TCAD, 42(6) (2023), pp. 2030--2042.","journal-title":"IEEE TCAD"},{"key":"e_1_3_2_1_60_1","volume-title":"Proc. NeurIPS","author":"Lundberg S. M.","year":"2017","unstructured":"S. M. Lundberg and S.-I. Lee, \"A Unified Approach to Interpreting Model Predictions\", Proc. NeurIPS, 2017."},{"key":"e_1_3_2_1_61_1","unstructured":"\"OpenCores: Open Source IP-Cores \" http:\/\/www.opencores.org."},{"key":"e_1_3_2_1_62_1","volume-title":"Inductive Representation Learning on Large Graphs\", arXiv","author":"Hamilton W.L.","year":"2017","unstructured":"W.L. Hamilton, R. Ying, and J. Leskovec, \"Inductive Representation Learning on Large Graphs\", arXiv, 2017."},{"key":"e_1_3_2_1_63_1","doi-asserted-by":"publisher","DOI":"10.23919\/DATE58400.2024.10546682"}],"event":{"name":"ASPDAC '25: 30th Asia and South Pacific Design Automation Conference","location":"Tokyo Japan","acronym":"ASPDAC '25","sponsor":["SIGDA ACM Special Interest Group on Design Automation","IEICE","IPSJ","IEEE CAS","IEEE CEDA"]},"container-title":["Proceedings of the 30th Asia and South Pacific Design Automation Conference"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3658617.3703144","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/3658617.3703144","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,19]],"date-time":"2025-06-19T01:17:54Z","timestamp":1750295874000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3658617.3703144"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2025,1,20]]},"references-count":63,"alternative-id":["10.1145\/3658617.3703144","10.1145\/3658617"],"URL":"https:\/\/doi.org\/10.1145\/3658617.3703144","relation":{},"subject":[],"published":{"date-parts":[[2025,1,20]]},"assertion":[{"value":"2025-03-04","order":3,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}