{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,10,16]],"date-time":"2025-10-16T14:03:03Z","timestamp":1760623383859,"version":"3.44.0"},"publisher-location":"New York, NY, USA","reference-count":38,"publisher":"ACM","license":[{"start":{"date-parts":[[2024,12,2]],"date-time":"2024-12-02T00:00:00Z","timestamp":1733097600000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"funder":[{"name":"CyberSecurity Research Flanders","award":["VR20192203"],"award-info":[{"award-number":["VR20192203"]}]}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2024,12,2]]},"DOI":"10.1145\/3658644.3670335","type":"proceedings-article","created":{"date-parts":[[2024,12,9]],"date-time":"2024-12-09T12:19:20Z","timestamp":1733746760000},"page":"3406-3420","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":2,"title":["Glitch-Stopping Circuits: Hardware Secure Masking without Registers"],"prefix":"10.1145","author":[{"ORCID":"https:\/\/orcid.org\/0000-0002-6508-0350","authenticated-orcid":false,"given":"Zhenda","family":"Zhang","sequence":"first","affiliation":[{"name":"COSIC, KU Leuven, Leuven, Belgium"}]},{"ORCID":"https:\/\/orcid.org\/0000-0003-3133-9261","authenticated-orcid":false,"given":"Svetla","family":"Petkova-Nikova","sequence":"additional","affiliation":[{"name":"COSIC, KU Leuven, Leuven, Belgium"}]},{"ORCID":"https:\/\/orcid.org\/0009-0005-6627-6151","authenticated-orcid":false,"given":"Ventzislav","family":"Nikov","sequence":"additional","affiliation":[{"name":"NXP Semiconductors, Leuven, Belgium"}]}],"member":"320","published-online":{"date-parts":[[2024,12,9]]},"reference":[{"key":"e_1_3_2_1_1_1","doi-asserted-by":"publisher","DOI":"10.1109\/TIFS.2021.3123527"},{"key":"e_1_3_2_1_2_1","doi-asserted-by":"publisher","DOI":"10.1007\/978--3-031--25319--5_6"},{"key":"e_1_3_2_1_3_1","doi-asserted-by":"publisher","DOI":"10.46586\/tches.v2024.i1.157--179"},{"key":"e_1_3_2_1_4_1","doi-asserted-by":"publisher","DOI":"10.1145\/2976749.2978427"},{"key":"e_1_3_2_1_5_1","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-662-45608-8_18"},{"key":"e_1_3_2_1_6_1","unstructured":"Joan Boyar and Rene Peralta. 2011. A depth-16 circuit for the AES S-box. Cryptology ePrint Archive Paper 2011\/332. https:\/\/eprint.iacr.org\/2011\/332"},{"volume-title":"Smart Card Research and Advanced Applications - CARDIS 2020 (Lecture Notes in Computer Science)","author":"Bozilov Dusan","key":"e_1_3_2_1_7_1","unstructured":"Dusan Bozilov, Miroslav Knezevic, and Ventzislav Nikov. 2020. Optimized threshold implementations: Minimizing the latency of secure cryptographic accelerators. In Smart Card Research and Advanced Applications - CARDIS 2020 (Lecture Notes in Computer Science),, S. Belaid and T. Guneysu (Eds.). Springer, 20--39."},{"key":"e_1_3_2_1_8_1","doi-asserted-by":"publisher","DOI":"10.1007\/11545262_32"},{"key":"e_1_3_2_1_9_1","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2020.3022979"},{"key":"e_1_3_2_1_10_1","doi-asserted-by":"publisher","DOI":"10.1109\/TIFS.2020.2971153"},{"key":"e_1_3_2_1_11_1","doi-asserted-by":"publisher","DOI":"10.1007\/978--3--662--53140--2_10"},{"key":"e_1_3_2_1_12_1","doi-asserted-by":"publisher","DOI":"10.1007\/978--3--319--75208--2_7"},{"key":"e_1_3_2_1_13_1","doi-asserted-by":"publisher","DOI":"10.13154\/TCHES.V2018.I3.89--120"},{"key":"e_1_3_2_1_14_1","volume-title":"Coco: Co-Design and Co-Verification of Masked Software Implementations on CPUs. Cryptology ePrint Archive, Paper 2020\/1294. https:\/\/eprint.iacr.org\/2020\/1294","author":"Gigerl Barbara","year":"2020","unstructured":"Barbara Gigerl, Vedad Hadzic, Robert Primas, Stefan Mangard, and Roderick Bloem. 2020. Coco: Co-Design and Co-Verification of Masked Software Implementations on CPUs. Cryptology ePrint Archive, Paper 2020\/1294. https:\/\/eprint.iacr.org\/2020\/1294"},{"key":"e_1_3_2_1_15_1","unstructured":"Gilbert Goodwill Benjamin Jun Josh Jaffe and Pankaj Rohatgi. 2011. A testing methodology for side-channel resistance validation."},{"key":"e_1_3_2_1_16_1","doi-asserted-by":"publisher","DOI":"10.13154\/tches.v2018.i2.1--21"},{"key":"e_1_3_2_1_17_1","first-page":"486","article-title":"Domain-Oriented Masking: Compact Masked Hardware Implementations with Arbitrary Protection Order","volume":"2016","author":"Gro\u00df Hannes","year":"2016","unstructured":"Hannes Gro\u00df, Stefan Mangard, and Thomas Korak. 2016. Domain-Oriented Masking: Compact Masked Hardware Implementations with Arbitrary Protection Order. IACR Cryptol. ePrint Arch., Vol. 2016 (2016), 486. http:\/\/eprint.iacr.org\/2016\/486","journal-title":"IACR Cryptol. ePrint Arch."},{"key":"e_1_3_2_1_18_1","doi-asserted-by":"publisher","DOI":"10.1007\/978--3--540--45146--4_27"},{"key":"e_1_3_2_1_19_1","doi-asserted-by":"publisher","DOI":"10.1145\/3548606.3559362"},{"key":"e_1_3_2_1_20_1","unstructured":"David Knichel Pascal Sasdrich and Amir Moradi. 2020. SILVER - Statistical Independence and Leakage Verification. Cryptology ePrint Archive Paper 2020\/634. https:\/\/eprint.iacr.org\/2020\/634"},{"key":"e_1_3_2_1_21_1","doi-asserted-by":"publisher","DOI":"10.1007\/3-540-48405-1_25"},{"key":"e_1_3_2_1_22_1","unstructured":"Daniel Lammers Nicolai M\u00fcller and Amir Moradi. 2023. Glitch-free is not Enough - Revisiting Glitch-Extended Probing Model. Cryptology ePrint Archive Paper 2023\/035. https:\/\/eprint.iacr.org\/2023\/035"},{"key":"e_1_3_2_1_23_1","doi-asserted-by":"publisher","DOI":"10.1007\/11545262_12"},{"key":"e_1_3_2_1_24_1","doi-asserted-by":"publisher","DOI":"10.1007\/978--3--642--20465--4_6"},{"key":"e_1_3_2_1_25_1","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-662-53887-6_19"},{"key":"e_1_3_2_1_26_1","doi-asserted-by":"publisher","DOI":"10.46586\/tches.v2022.i4.693--717"},{"key":"e_1_3_2_1_27_1","unstructured":"Daniel Nemiroff and Carlos Tokunaga. 2022. Fault-Injection Countermeasures Deployed at Scale. Technical Report. Intel Corporation. https:\/\/www.intel.com\/content\/dam\/www\/central-libraries\/us\/en\/documents\/2022-08\/white-paper-fault-injection-countermeasures-deployed-at-scale.pdf"},{"key":"e_1_3_2_1_28_1","doi-asserted-by":"publisher","DOI":"10.1007\/s12095-018-0317-2"},{"key":"e_1_3_2_1_29_1","doi-asserted-by":"publisher","DOI":"10.1007\/11935308_38"},{"key":"e_1_3_2_1_30_1","unstructured":"Enrico Piccione Samuele Andreoli Lilya Budaghyan Claude Carlet Siemen Dhooghe Svetla Nikova George Petrides and Vincent Rijmen. 2022. An Optimal Universal Construction for the Threshold Implementation of Bijective S-boxes. Cryptology ePrint Archive Paper 2022\/1141. https:\/\/eprint.iacr.org\/2022\/1141"},{"key":"e_1_3_2_1_31_1","volume-title":"Digital integrated circuits: a design perspective","author":"Rabaey Jan M.","unstructured":"Jan M. Rabaey, Anantha P. Chandrakasan, and Borivoje Nikolic. 2003. Digital integrated circuits: a design perspective 2nd ed ed.). Pearson Education, Upper Saddle River, N.J.","edition":"2"},{"key":"e_1_3_2_1_32_1","doi-asserted-by":"publisher","DOI":"10.1007\/978--3--662--47989--6_37"},{"key":"e_1_3_2_1_33_1","doi-asserted-by":"publisher","DOI":"10.13154\/tches.v2020.i2.300--326"},{"key":"e_1_3_2_1_34_1","unstructured":"Mateus Simoes Lilian Bossuet Nicolas Bruneau Vincent Grosso and Patrick Haddad. 2022. Self-Timed Masking: Implementing First-Order Masked S-Boxes Without Registers. IACR Cryptol. ePrint Arch. (2022) 641. https:\/\/eprint.iacr.org\/2022\/641"},{"key":"e_1_3_2_1_35_1","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2004.1268856"},{"key":"e_1_3_2_1_36_1","volume-title":"CMOS VLSI Design: A Circuits and Systems Perspective","author":"Weste Neil","unstructured":"Neil Weste and David Harris. 2010. CMOS VLSI Design: A Circuits and Systems Perspective 4th ed.). Addison-Wesley Publishing Company, USA.","edition":"4"},{"volume-title":"The Free Encyclopedia","key":"e_1_3_2_1_37_1","unstructured":"Wikipedia. 2024. Flip-flop (electronics) -- Wikipedia, The Free Encyclopedia. http:\/\/en.wikipedia.org\/w\/index.php?title=Flip-flop%20(electronics)&oldid=1193270436. [Online; accessed 08-January-2024]."},{"key":"e_1_3_2_1_38_1","doi-asserted-by":"crossref","unstructured":"Zhenda Zhang Svetla Nikova and Ventzislav Nikov. 2024. Glitch-Stopping Circuits: Hardware Secure Masking without Registers. Cryptology ePrint Archive Paper 2024\/891. https:\/\/eprint.iacr.org\/2024\/891","DOI":"10.1145\/3658644.3670335"}],"event":{"name":"CCS '24: ACM SIGSAC Conference on Computer and Communications Security","sponsor":["SIGSAC ACM Special Interest Group on Security, Audit, and Control"],"location":"Salt Lake City UT USA","acronym":"CCS '24"},"container-title":["Proceedings of the 2024 on ACM SIGSAC Conference on Computer and Communications Security"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3658644.3670335","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/3658644.3670335","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,8,22]],"date-time":"2025-08-22T05:56:05Z","timestamp":1755842165000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3658644.3670335"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2024,12,2]]},"references-count":38,"alternative-id":["10.1145\/3658644.3670335","10.1145\/3658644"],"URL":"https:\/\/doi.org\/10.1145\/3658644.3670335","relation":{},"subject":[],"published":{"date-parts":[[2024,12,2]]},"assertion":[{"value":"2024-12-09","order":3,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}