{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,4,15]],"date-time":"2026-04-15T23:27:54Z","timestamp":1776295674892,"version":"3.50.1"},"publisher-location":"New York, NY, USA","reference-count":110,"publisher":"ACM","license":[{"start":{"date-parts":[[2024,12,2]],"date-time":"2024-12-02T00:00:00Z","timestamp":1733097600000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/creativecommons.org\/licenses\/by\/4.0\/"}],"funder":[{"name":"Red Hat"},{"DOI":"10.13039\/501100006374","name":"European Research Council","doi-asserted-by":"publisher","award":["FSSec 101076409"],"award-info":[{"award-number":["FSSec 101076409"]}],"id":[{"id":"10.13039\/501100006374","id-type":"DOI","asserted-by":"publisher"}]},{"name":"Austrian Science Fund","award":["NeRAM I6054"],"award-info":[{"award-number":["NeRAM I6054"]}]},{"DOI":"10.13039\/501100006374","name":"Intel Corporation","doi-asserted-by":"publisher","id":[{"id":"10.13039\/501100006374","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2024,12,2]]},"DOI":"10.1145\/3658644.3690242","type":"proceedings-article","created":{"date-parts":[[2024,12,9]],"date-time":"2024-12-09T12:19:20Z","timestamp":1733746760000},"page":"94-108","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":5,"title":["Cross-Core Interrupt Detection: Exploiting User and Virtualized IPIs"],"prefix":"10.1145","author":[{"ORCID":"https:\/\/orcid.org\/0009-0008-7286-1156","authenticated-orcid":false,"given":"Fabian","family":"Rauscher","sequence":"first","affiliation":[{"name":"Graz University of Technology, Graz, Austria"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-7977-3246","authenticated-orcid":false,"given":"Daniel","family":"Gruss","sequence":"additional","affiliation":[{"name":"Graz University of Technology, Graz, Austria"}]}],"member":"320","published-online":{"date-parts":[[2024,12,9]]},"reference":[{"key":"e_1_3_2_1_1_1","volume-title":"Sohaib ul Hassan, Cesar Pereida Garc\u00eda, and Nicola Tuveri.","author":"Aldaya Alejandro Cabrera","year":"2018","unstructured":"Alejandro Cabrera Aldaya, Billy Bob Brumley, Sohaib ul Hassan, Cesar Pereida Garc\u00eda, and Nicola Tuveri. 2018. Port Contention for Fun and Profit. In S&P."},{"key":"e_1_3_2_1_2_1","unstructured":"Alexa Internet Inc. 2023. The top 1 million sites on the web. https:\/\/www.alexa.com\/topsites"},{"key":"e_1_3_2_1_3_1","doi-asserted-by":"crossref","unstructured":"Amittai Aviram Sen Hu Bryan Ford and Ramakrishna Gummadi. 2010. Determinating timing channels in compute clouds. In CCSW.","DOI":"10.1145\/1866835.1866854"},{"key":"e_1_3_2_1_4_1","unstructured":"Daniel J. Bernstein. 2005. Cache-Timing Attacks on AES. http:\/\/cr.yp.to\/antiforgery\/cachetiming-20050414.pdf"},{"key":"e_1_3_2_1_5_1","unstructured":"Pietro Borrello Andreas Kogler Martin Schwarzl Moritz Lipp Daniel Gruss and Michael Schwarz. 2022. \u00c6PIC Leak: Architecturally Leaking Uninitialized Data from the Microarchitecture. In USENIX Security."},{"key":"e_1_3_2_1_6_1","doi-asserted-by":"crossref","unstructured":"Elad Carmon Jean-Pierre Seifert and Avishai Wool. 2017. Photonic Side Channel Attacks Against RSA. In HOST.","DOI":"10.1109\/HST.2017.7951801"},{"key":"e_1_3_2_1_7_1","volume-title":"End-to-end automated cache-timing attack driven by Machine Learning. Journal of Cryptology","author":"Carre Sebastien","year":"2019","unstructured":"Sebastien Carre, Victor Dyseryn, Adrien Facon, Sylvain Guilley, and Thomas Perianin. 2019. End-to-end automated cache-timing attack driven by Machine Learning. Journal of Cryptology (2019)."},{"key":"e_1_3_2_1_8_1","doi-asserted-by":"crossref","unstructured":"Guoxing Chen Mengyuan Li Fengwei Zhang and Yinqian Zhang. 2019. Defeating Speculative-Execution Attacks on SGX with HyperRace. In Dependable and Secure Computing (DSC).","DOI":"10.1109\/DSC47296.2019.8937682"},{"key":"e_1_3_2_1_9_1","doi-asserted-by":"crossref","unstructured":"Guoxing Chen Wenhao Wang Tianyu Chen Sanchuan Chen Yinqian Zhang XiaoFeng Wang Ten-Hwang Lai and Dongdai Lin. 2018. Racing in hyperspace: closing hyper-threading side channels on SGX with contrived data races. In S&P.","DOI":"10.1109\/SP.2018.00024"},{"key":"e_1_3_2_1_10_1","doi-asserted-by":"crossref","unstructured":"Sanchuan Chen Xiaokuan Zhang Michael K. Reiter and Yinqian Zhang. 2017. Detecting Privileged Side-Channel Attacks in Shielded Execution with D\u00e9J\u00e0 Vu. In AsiaCCS.","DOI":"10.1145\/3052973.3053007"},{"key":"e_1_3_2_1_11_1","volume-title":"Deep STFT-CNN for spectrum sensing in cognitive radio","author":"Chen Zhibo","year":"2020","unstructured":"Zhibo Chen, Yi-Qun Xu, Hongbin Wang, and Daoxing Guo. 2020. Deep STFT-CNN for spectrum sensing in cognitive radio. IEEE Communications Letters (2020)."},{"key":"e_1_3_2_1_12_1","volume-title":"Xiang Cheng, Yuan Xiao, Cedric Xing, Ilya Alexandrovich, Taesoo Kim, Frank Piessens, Mona Vij, and Mark Silberstein.","author":"Constable Scott","year":"2023","unstructured":"Scott Constable, Jo Van Bulck, Xiang Cheng, Yuan Xiao, Cedric Xing, Ilya Alexandrovich, Taesoo Kim, Frank Piessens, Mona Vij, and Mark Silberstein. 2023. AEX-Notify: Thwarting Precise Single-Stepping Attacks through Interrupt Awareness for Intel SGX Enclaves. In USENIX Security."},{"key":"e_1_3_2_1_13_1","doi-asserted-by":"crossref","unstructured":"Jack Cook Jules Drean Jonathan Behrens and Mengjia Yan. 2022. There's always a bigger fish: a clarifying analysis of a machine-learning-assisted side-channel attack. In ISCA.","DOI":"10.1145\/3470496.3527416"},{"key":"e_1_3_2_1_14_1","volume-title":"CHI Conference on Human Factors in Computing Systems.","author":"Dhakal Vivek","year":"2018","unstructured":"Vivek Dhakal, Anna Maria Feit, Per Ola Kristensson, and Antti Oulasvirta. 2018. Observations on typing from 136 million keystrokes. In CHI Conference on Human Factors in Computing Systems."},{"key":"e_1_3_2_1_15_1","doi-asserted-by":"crossref","unstructured":"Wenrui Diao Xiangyu Liu Zhou Li and Kehuan Zhang. 2016. No Pardon for the Interruption: New Inference Attacks on Android Through Interrupt Timing Analysis. In S&P.","DOI":"10.1109\/SP.2016.32"},{"key":"e_1_3_2_1_16_1","doi-asserted-by":"crossref","unstructured":"Dmitry Evtyushkin and Dmitry Ponomarev. 2016. Covert Channels Through Random Number Generator: Mechanisms Capacity Estimation and Mitigations. In CCS.","DOI":"10.1145\/2976749.2978374"},{"key":"e_1_3_2_1_17_1","volume-title":"ECE, and Dmitry Ponomarev.","author":"Evtyushkin Dmitry","year":"2018","unstructured":"Dmitry Evtyushkin, Ryan Riley, Nael CSE Abu-Ghazaleh, ECE, and Dmitry Ponomarev. 2018. BranchScope: A New Side-Channel Attack on Directional Branch Predictor. In ASPLOS."},{"key":"e_1_3_2_1_18_1","unstructured":"Anders Fogh. 2016. Covert Shotgun: automatically finding SMT covert channels. https:\/\/cyber.wtf\/2016\/09\/27\/covert-shotgun\/"},{"key":"e_1_3_2_1_19_1","unstructured":"Google Issue Tracker. 2017. Android O prevents access to \/proc\/stat. https:\/\/issuetracker.google.com\/issues\/37140047"},{"key":"e_1_3_2_1_20_1","unstructured":"Ben Gras Kaveh Razavi Herbert Bos and Cristiano Giuffrida. 2018. Translation Leak-aside Buffer: Defeating Cache Side-channel Protections with TLB Attacks. In USENIX Security."},{"key":"e_1_3_2_1_21_1","doi-asserted-by":"crossref","unstructured":"Daniel Gruss Erik Kraft Trishita Tiwari Michael Schwarz Ari Trachtenberg Jason Hennessey Alex Ionescu and Anders Fogh. 2019. Page Cache Attacks. In CCS.","DOI":"10.1145\/3319535.3339809"},{"key":"e_1_3_2_1_22_1","doi-asserted-by":"crossref","unstructured":"Daniel Gruss Cl\u00e9mentine Maurice Klaus Wagner and Stefan Mangard. 2016. FlushFlush: A Fast and Stealthy Cache Attack. In DIMVA.","DOI":"10.1007\/978-3-319-40667-1_14"},{"key":"e_1_3_2_1_23_1","unstructured":"Daniel Gruss Raphael Spreitzer and Stefan Mangard. 2015. Cache Template Attacks: Automating Attacks on Inclusive Last-Level Caches. In USENIX Security."},{"key":"e_1_3_2_1_24_1","unstructured":"Zeng Guang. 2022. KVM Commit \"[v9 0\/9] IPI virtualization support for VM\". https:\/\/patchwork.kernel.org\/project\/kvm\/cover\/20220419153155.11504--1-guang.zeng@intel.com\/"},{"key":"e_1_3_2_1_25_1","doi-asserted-by":"crossref","unstructured":"David Gullasch Endre Bangerter and Stephan Krenn. 2011. Cache Games -- Bringing Access-Based Cache Attacks on AES to Practice. In S&P.","DOI":"10.1109\/SP.2011.22"},{"key":"e_1_3_2_1_26_1","doi-asserted-by":"crossref","unstructured":"Berk Gulmezoglu Andreas Zankl Thomas Eisenbarth and Berk Sunar. 2017. PerfWeb: How to violate web privacy with hardware performance events. In ESORICS.","DOI":"10.1007\/978-3-319-66399-9_5"},{"key":"e_1_3_2_1_27_1","unstructured":"Jiri Herrmann Yehuda Zimmerman Dayle Parker and Scott Radvan. 2019. Red Hat Enterprise Linux 7 - Virtualization Tuning and Optimization Guide."},{"key":"e_1_3_2_1_28_1","doi-asserted-by":"publisher","DOI":"10.1109\/ACCESS.2019.2928017"},{"key":"e_1_3_2_1_29_1","doi-asserted-by":"crossref","unstructured":"Ralf Hund Carsten Willems and Thorsten Holz. 2013. Practical Timing Side Channel Attacks against Kernel Space ASLR. In S&P.","DOI":"10.1109\/SP.2013.23"},{"key":"e_1_3_2_1_30_1","unstructured":"Intel. 2016. Intel 64 and IA-32 Architectures Software Developer's Manual Volume 1: Basic Architecture."},{"key":"e_1_3_2_1_31_1","unstructured":"Intel. 2022. Intel Architecture Instruction Set Extensions and Future Features."},{"key":"e_1_3_2_1_32_1","volume-title":"Intel 64 and IA-32 Architectures Software Developer's Manual","unstructured":"Intel. 2023. Intel 64 and IA-32 Architectures Software Developer's Manual Volume 2 (2A, 2B & 2C): Instruction Set Reference, A-Z."},{"key":"e_1_3_2_1_33_1","volume-title":"Intel 64 and IA-32 Architectures Software Developer's Manual","unstructured":"Intel. 2024. Intel 64 and IA-32 Architectures Software Developer's Manual, Volume 3 (3A, 3B & 3C): System Programming Guide."},{"key":"e_1_3_2_1_34_1","unstructured":"Intel. 2024. Intel Trust Domain Extensions Module Base Architecture Specification. https:\/\/www.intel.com\/content\/www\/us\/en\/developer\/tools\/trust-domain-extensions\/documentation.html"},{"key":"e_1_3_2_1_35_1","unstructured":"Intel. 2024. UINTR Linux Kernel. https:\/\/github.com\/intel\/uintr-linux-kernel"},{"key":"e_1_3_2_1_36_1","doi-asserted-by":"publisher","DOI":"10.1145\/3176258.3176316"},{"key":"e_1_3_2_1_37_1","volume-title":"Memento: Learning Secrets from Process Footprints. In S&P.","author":"Jana Suman","year":"2012","unstructured":"Suman Jana and Vitaly Shmatikov. 2012. Memento: Learning Secrets from Process Footprints. In S&P."},{"key":"e_1_3_2_1_38_1","unstructured":"Linux Kernel. 2022. https:\/\/cdn.kernel.org\/pub\/linux\/kernel\/v6.x\/ChangeLog-6.0. In Linux Kernel Change Log 6.0."},{"key":"e_1_3_2_1_39_1","doi-asserted-by":"publisher","DOI":"10.1145\/1099435.1099466"},{"key":"e_1_3_2_1_40_1","doi-asserted-by":"crossref","unstructured":"Paul Kocher. 1996. Timing Attacks on Implementations of Diffe-Hellman RSA DSS and Other Systems. In CRYPTO.","DOI":"10.1007\/3-540-68697-5_9"},{"key":"e_1_3_2_1_41_1","doi-asserted-by":"crossref","unstructured":"Paul Kocher Joshua Jaffe and Benjamin Jun. 1999. Differential power analysis. In CRYPTO.","DOI":"10.1007\/3-540-48405-1_25"},{"key":"e_1_3_2_1_42_1","unstructured":"David Kohlbrenner and Hovav Shacham. 2016. Trusted Browsers for Uncertain Times. In USENIX Security."},{"key":"e_1_3_2_1_43_1","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2020.3005338"},{"key":"e_1_3_2_1_44_1","doi-asserted-by":"publisher","DOI":"10.1145\/2872887.2750406"},{"key":"e_1_3_2_1_45_1","unstructured":"Moritz Lipp Daniel Gruss and Michael Schwarz. 2022. AMD Prefetch Attacks through Power and Time. In USENIX Security."},{"key":"e_1_3_2_1_46_1","doi-asserted-by":"crossref","unstructured":"Moritz Lipp Daniel Gruss Michael Schwarz David Bidner Cl\u00e9\u00admen\u00adti\u00adne Maurice and Stefan Mangard. 2017. Practical Keystroke Timing Attacks in Sandboxed JavaScript. In ESORICS.","DOI":"10.1007\/978-3-319-66399-9_11"},{"key":"e_1_3_2_1_47_1","unstructured":"Moritz Lipp Daniel Gruss Raphael Spreitzer Cl\u00e9mentine Maurice and Stefan Mangard. 2016. ARMageddon: Cache Attacks on Mobile Devices. In USENIX Security."},{"key":"e_1_3_2_1_48_1","doi-asserted-by":"crossref","unstructured":"Moritz Lipp Vedad Hadvzi\u0107 Michael Schwarz Arthur Perais Cl\u00e9mentine Maurice and Daniel Gruss. 2020. Take a Way: Exploring the Security Implications of AMD's Cache Way Predictors. In AsiaCCS.","DOI":"10.1145\/3320269.3384746"},{"key":"e_1_3_2_1_49_1","volume-title":"PLATYPUS: Software-based Power Side-Channel Attacks on x86. In S&P.","author":"Lipp Moritz","year":"2021","unstructured":"Moritz Lipp, Andreas Kogler, David Oswald, Michael Schwarz, Catherine Easdon, Claudio Canella, and Daniel Gruss. 2021. PLATYPUS: Software-based Power Side-Channel Attacks on x86. In S&P."},{"key":"e_1_3_2_1_50_1","volume-title":"Lee","author":"Liu Fangfei","year":"2015","unstructured":"Fangfei Liu, Yuval Yarom, Qian Ge, Gernot Heiser, and Ruby B. Lee. 2015. Last-Level Cache Side-Channel Attacks are Practical. In S&P."},{"key":"e_1_3_2_1_51_1","doi-asserted-by":"publisher","DOI":"10.1109\/TDSC.2021.3091159"},{"key":"e_1_3_2_1_52_1","doi-asserted-by":"publisher","DOI":"10.1145\/2366231.2337173"},{"key":"e_1_3_2_1_53_1","doi-asserted-by":"crossref","unstructured":"Cl\u00e9mentine Maurice Christoph Neumann Olivier Heen and Aur\u00e9lien Francillon. 2015. C5: Cross-Cores Cache Covert Channel. In DIMVA.","DOI":"10.1007\/978-3-319-20550-2_3"},{"key":"e_1_3_2_1_54_1","doi-asserted-by":"crossref","unstructured":"Cl\u00e9mentine Maurice Nicolas Scouarnec Christoph Neumann Olivier Heen and Aur\u00e9lien Francillon. 2015. Reverse Engineering Intel Last-Level Cache Complex Addressing Using Performance Counters. In RAID.","DOI":"10.1007\/978-3-319-26362-5_3"},{"key":"e_1_3_2_1_55_1","volume-title":"Stefan Mangard, and Kay R\u00f6mer.","author":"Maurice Cl\u00e9mentine","year":"2017","unstructured":"Cl\u00e9mentine Maurice, Manuel Weber, Michael Schwarz, Lukas Giner, Daniel Gruss, Carlo Alberto Boano, Stefan Mangard, and Kay R\u00f6mer. 2017. Hello from the Other Side: SSH over Robust Cache Covert Channels in the Cloud. In NDSS."},{"key":"e_1_3_2_1_56_1","volume-title":"Downfall: Exploiting Speculative Data Gathering. In USENIX Security.","author":"Moghimi Daniel","year":"2023","unstructured":"Daniel Moghimi. 2023. Downfall: Exploiting Speculative Data Gathering. In USENIX Security."},{"key":"e_1_3_2_1_57_1","doi-asserted-by":"crossref","unstructured":"John Monaco. 2018. SoK: Keylogging Side Channels. In S&P.","DOI":"10.1109\/SP.2018.00026"},{"key":"e_1_3_2_1_58_1","doi-asserted-by":"crossref","unstructured":"Soo Jung Moon Hoorin Park and Wonjun Lee. 2021. Preventing enclave malware with intermediate enclaves on semi-honest cloud platforms. In BigComp.","DOI":"10.1109\/BigComp51126.2021.00050"},{"key":"e_1_3_2_1_59_1","volume-title":"Varys: Protecting SGX Enclaves from Practical Side-Channel Attacks. In USENIX ATC.","author":"Oleksenko Oleksii","year":"2018","unstructured":"Oleksii Oleksenko, Bohdan Trach, Robert Krahn, Mark Silberstein, and Christof Fetzer. 2018. Varys: Protecting SGX Enclaves from Practical Side-Channel Attacks. In USENIX ATC."},{"key":"e_1_3_2_1_60_1","doi-asserted-by":"crossref","unstructured":"Dag Arne Osvik Adi Shamir and Eran Tromer. 2006. Cache Attacks and Countermeasures: the Case of AES. In CT-RSA.","DOI":"10.1007\/11605805_1"},{"key":"e_1_3_2_1_61_1","doi-asserted-by":"crossref","unstructured":"Yoshihiro Oyama. 2019. How does malware use RDTSC? A study on operations executed by malware with CPU cycle measurement. In DIMVA.","DOI":"10.1007\/978-3-030-22038-9_10"},{"key":"e_1_3_2_1_62_1","volume-title":"\u201cstealth","author":"Payer Matthias","unstructured":"Matthias Payer. 2016. HexPADS: a platform to detect \u201cstealth\u201d attacks. In ESSoS."},{"key":"e_1_3_2_1_63_1","unstructured":"Colin Percival. 2005. Cache Missing for Fun and Profit. In BSDCan."},{"key":"e_1_3_2_1_64_1","volume-title":"DRAMA: Exploiting DRAM Addressing for Cross-CPU Attacks. In USENIX Security.","author":"Pessl Peter","year":"2016","unstructured":"Peter Pessl, Daniel Gruss, Cl\u00e9mentine Maurice, Michael Schwarz, and Stefan Mangard. 2016. DRAMA: Exploiting DRAM Addressing for Cross-CPU Attacks. In USENIX Security."},{"key":"e_1_3_2_1_65_1","doi-asserted-by":"crossref","unstructured":"Yi Qin and Chuan Yue. 2018. Website Fingerprinting by Power Estimation Based Side-Channel Attacks on Android 7. In TrustCom\/BigDataSE.","DOI":"10.1109\/TrustCom\/BigDataSE.2018.00145"},{"key":"e_1_3_2_1_66_1","doi-asserted-by":"crossref","unstructured":"Jean-Jacques Quisquater and David Samyde. 2001. ElectroMagnetic Analysis (EMA): Measures and Counter-Measures for Smart Cards. In E-smart.","DOI":"10.1007\/3-540-45418-7_17"},{"key":"e_1_3_2_1_67_1","doi-asserted-by":"crossref","unstructured":"Fabian Rauscher Andreas Kogler Jonas Juffinger and Daniel Gruss. 2024. IdleLeak: Exploiting Idle State Side Effects for Information Leakage. In NDSS.","DOI":"10.14722\/ndss.2024.24078"},{"key":"e_1_3_2_1_68_1","volume-title":"Tom Van Goethem, and Wouter Joosen","author":"Rimmer Vera","year":"2017","unstructured":"Vera Rimmer, Davy Preuveneers, Marc Juarez, Tom Van Goethem, and Wouter Joosen. 2017. Automated website fingerprinting through deep learning. In NDSS."},{"key":"e_1_3_2_1_69_1","doi-asserted-by":"crossref","unstructured":"Thomas Ristenpart Eran Tromer Hovav Shacham and Stefan Savage. 2009. Hey You Get Off of My Cloud: Exploring Information Leakage in Third-Party Compute Clouds. In CCS.","DOI":"10.1145\/1653662.1653687"},{"key":"e_1_3_2_1_70_1","doi-asserted-by":"crossref","unstructured":"Gururaj Saileshwar Christopher W Fletcher and Moinuddin Qureshi. 2021. Streamline: a fast flushless cache covert-channel attack by enabling asynchronous collusion. In ASPLOS.","DOI":"10.1145\/3445814.3446742"},{"key":"e_1_3_2_1_71_1","volume-title":"WeSee: Using Malicious# VC Interrupts to Break AMD SEV-SNP. arXiv preprint arXiv:2404.03526","author":"Schl\u00fcter Benedict","year":"2024","unstructured":"Benedict Schl\u00fcter, Supraja Sridhara, Andrin Bertschi, and Shweta Shinde. 2024. WeSee: Using Malicious# VC Interrupts to Break AMD SEV-SNP. arXiv preprint arXiv:2404.03526 (2024)."},{"key":"e_1_3_2_1_72_1","volume-title":"Heckler: Breaking Confidential VMs with Malicious Interrupts. In USENIX Security.","author":"Schl\u00fcter Benedict","year":"2024","unstructured":"Benedict Schl\u00fcter, Supraja Sridhara, Mark Kuhne, Andrin Bertschi, and Shweta Shinde. 2024. Heckler: Breaking Confidential VMs with Malicious Interrupts. In USENIX Security."},{"key":"e_1_3_2_1_73_1","doi-asserted-by":"crossref","unstructured":"Michael Schwarz Daniel Gruss Samuel Weiser Cl\u00e9mentine Maurice and Stefan Mangard. 2017. Malware Guard Extension: Using SGX to Conceal Cache Attacks. In DIMVA.","DOI":"10.1007\/978-3-319-60876-1_1"},{"key":"e_1_3_2_1_74_1","doi-asserted-by":"crossref","unstructured":"Michael Schwarz Moritz Lipp Daniel Gruss Samuel Weiser Cl\u00e9mentine Maurice Raphael Spreitzer and Stefan Mangard. 2018. KeyDrown: Eliminating Software-Based Keystroke Timing Side-Channel Attacks. In NDSS.","DOI":"10.14722\/ndss.2018.23027"},{"key":"e_1_3_2_1_75_1","volume-title":"Julian Stecklina, Thomas Prescher, and Daniel Gruss.","author":"Schwarz Michael","year":"2019","unstructured":"Michael Schwarz, Moritz Lipp, Daniel Moghimi, Jo Van Bulck, Julian Stecklina, Thomas Prescher, and Daniel Gruss. 2019. ZombieLoad: Cross-Privilege-Boundary Data Sampling. In CCS."},{"key":"e_1_3_2_1_76_1","doi-asserted-by":"crossref","unstructured":"Michael Schwarz Cl\u00e9mentine Maurice Daniel Gruss and Stefan Mangard. 2017. Fantastic Timers and Where to Find Them: High-Resolution Microarchitectural Attacks in JavaScript. In FC.","DOI":"10.1007\/978-3-319-70972-7_13"},{"key":"e_1_3_2_1_77_1","doi-asserted-by":"crossref","unstructured":"Michael Schwarz Samuel Weiser and Daniel Gruss. 2019. Practical Enclave Malware with Intel SGX. In DIMVA.","DOI":"10.1007\/978-3-030-22038-9_9"},{"key":"e_1_3_2_1_78_1","doi-asserted-by":"crossref","unstructured":"Martin Schwarzl Erik Kraft and Daniel Gruss. 2023. Layered Binary Templating. In ACNS.","DOI":"10.1007\/978-3-031-33488-7_2"},{"key":"e_1_3_2_1_79_1","doi-asserted-by":"crossref","unstructured":"Anatoly Shusterman Lachlan Kang Yarden Haskal Yosef Meltser Prateek Mittal Yossi Oren and Yuval Yarom. 2019. Robust Website Fingerprinting Through The Cache Occupancy Channel. In USENIX Security.","DOI":"10.1109\/TDSC.2020.2988369"},{"key":"e_1_3_2_1_80_1","volume-title":"Don't Interrupt Me While I Type: Inferring Text Entered Through Gesture Typing on Android Keyboards. PETS","author":"Simon Laurent","year":"2016","unstructured":"Laurent Simon, Wenduan Xu, and Ross Anderson. 2016. Don't Interrupt Me While I Type: Inferring Text Entered Through Gesture Typing on Android Keyboards. PETS (2016)."},{"key":"e_1_3_2_1_81_1","unstructured":"Dawn Xiaodong Song David Wagner and Xuqing Tian. 2001. Timing Analysis of Keystrokes and Timing Attacks on SSH. In USENIX Security."},{"key":"e_1_3_2_1_82_1","doi-asserted-by":"publisher","DOI":"10.1145\/2939918.2939922"},{"key":"e_1_3_2_1_83_1","volume-title":"SIGY: Breaking Intel SGX Enclaves with Malicious Exceptions & Signals. arXiv preprint arXiv:2404.13998","author":"Sridhara Supraja","year":"2024","unstructured":"Supraja Sridhara, Andrin Bertschi, Benedict Schl\u00fcter, and Shweta Shinde. 2024. SIGY: Breaking Intel SGX Enclaves with Malicious Exceptions & Signals. arXiv preprint arXiv:2404.13998 (2024)."},{"key":"e_1_3_2_1_84_1","doi-asserted-by":"crossref","unstructured":"Dean Sullivan Orlando Arias Travis Meade and Yier Jin. 2018. Microarchitectural Minefields: 4K-aliasing Covert Channel and Multi-tenant Detection in IaaS Clouds. In NDSS.","DOI":"10.14722\/ndss.2018.23221"},{"key":"e_1_3_2_1_85_1","unstructured":"Jakub Szefer. 2016. Survey of Microarchitectural Side and Covert Channels Attacks and Defenses. Cryptology ePrint Archive Report 2016\/479 (2016)."},{"key":"e_1_3_2_1_86_1","doi-asserted-by":"crossref","unstructured":"Xiaoxiao Tang Yan Lin Daoyuan Wu and Debin Gao. 2018. Towards Dynamically Monitoring Android Applications on Non-rooted Devices in the Wild. In WiSec.","DOI":"10.1145\/3212480.3212504"},{"key":"e_1_3_2_1_87_1","doi-asserted-by":"crossref","unstructured":"Albert Tannous Jonathan T. Trostle Mohamed Hassan Stephen E. McLaughlin and Trent Jaeger. 2008. New Side Channels Targeted at Passwords. In ACSAC.","DOI":"10.1109\/ACSAC.2008.47"},{"key":"e_1_3_2_1_88_1","unstructured":"Jonathan T Trostle. 1998. Timing Attacks Against Trusted Path. In S&P."},{"key":"e_1_3_2_1_89_1","doi-asserted-by":"publisher","DOI":"10.1109\/MC.2005.163"},{"key":"e_1_3_2_1_90_1","volume-title":"Foreshadow: Extracting the Keys to the Intel SGX Kingdom with Transient Out-of-Order Execution. In USENIX Security.","author":"Bulck Jo Van","year":"2018","unstructured":"Jo Van Bulck, Marina Minkin, Ofir Weisse, Daniel Genkin, Baris Kasikci, Frank Piessens, Mark Silberstein, Thomas F. Wenisch, Yuval Yarom, and Raoul Strackx. 2018. Foreshadow: Extracting the Keys to the Intel SGX Kingdom with Transient Out-of-Order Execution. In USENIX Security."},{"key":"e_1_3_2_1_91_1","volume-title":"SGX-Step: A Practical Attack Framework for Precise Enclave Execution Control. In Workshop on System Software for Trusted Execution.","author":"Bulck Jo Van","year":"2017","unstructured":"Jo Van Bulck, Frank Piessens, and Raoul Strackx. 2017. SGX-Step: A Practical Attack Framework for Precise Enclave Execution Control. In Workshop on System Software for Trusted Execution."},{"key":"e_1_3_2_1_92_1","volume-title":"Nemesis: Studying Microarchitectural Timing Leaks in Rudimentary CPU Interrupt Logic. In CCS.","author":"Bulck Jo Van","year":"2018","unstructured":"Jo Van Bulck, Frank Piessens, and Raoul Strackx. 2018. Nemesis: Studying Microarchitectural Timing Leaks in Rudimentary CPU Interrupt Logic. In CCS."},{"key":"e_1_3_2_1_93_1","unstructured":"Tom Van Goethem Christina P\u00f6pper Wouter Joosen and Mathy Vanhoef. 2020. Timeless Timing Attacks: Exploiting Concurrency to Leak Secrets over Remote Connections. In USENIX Security."},{"key":"e_1_3_2_1_94_1","doi-asserted-by":"crossref","unstructured":"Bhanu C Vattikonda Sambit Das and Hovav Shacham. 2011. Eliminating fine grained timers in Xen. In CCSW.","DOI":"10.1145\/2046660.2046671"},{"key":"e_1_3_2_1_95_1","unstructured":"VMware. 2007. Understanding Full Virtualization Paravirtualization and Hardware Assist."},{"key":"e_1_3_2_1_96_1","doi-asserted-by":"crossref","unstructured":"Wenhao Wang Guoxing Chen Xiaorui Pan Yinqian Zhang XiaoFeng Wang Vincent Bindschaedler Haixu Tang and Carl A Gunter. 2017. Leaky Cauldron on the Dark Land: Understanding Memory Side-Channel Hazards in SGX. In CCS.","DOI":"10.1145\/3133956.3134038"},{"key":"e_1_3_2_1_97_1","unstructured":"Samuel Weiser Luca Mayr Michael Schwarz and Daniel Gruss. 2019. SGXJail: Defeating Enclave Malware via Confinement. In RAID."},{"key":"e_1_3_2_1_98_1","volume-title":"Marina Minkin, Daniel Genkin, Baris Kasikci, Frank Piessens, Mark Silberstein, Raoul Strackx, Thomas F Wenisch, and Yuval Yarom.","author":"Weisse Ofir","year":"2018","unstructured":"Ofir Weisse, Jo Van Bulck, Marina Minkin, Daniel Genkin, Baris Kasikci, Frank Piessens, Mark Silberstein, Raoul Strackx, Thomas F Wenisch, and Yuval Yarom. 2018. Foreshadow-NG: Breaking the Virtual Memory Abstraction with Transient Out-of-Order Execution. https:\/\/foreshadowattack.eu\/foreshadow-NG.pdf"},{"key":"e_1_3_2_1_99_1","volume-title":"SEV-Step: A Single-Stepping Framework for AMD-SEV. TCHES","author":"Wilke Luca","year":"2024","unstructured":"Luca Wilke, Jan Wichelmann, Anja Rabich, and Thomas Eisenbarth. 2024. SEV-Step: A Single-Stepping Framework for AMD-SEV. TCHES (2024), 180--206."},{"key":"e_1_3_2_1_100_1","volume-title":"An Analysis of Covert Timing Channels. Journal of Computer Security","author":"Wray John C","year":"1992","unstructured":"John C Wray. 1992. An Analysis of Covert Timing Channels. Journal of Computer Security (1992)."},{"key":"e_1_3_2_1_101_1","unstructured":"Zhenyu Wu Zhang Xu and Haining Wang. 2012. Whispers in the Hyper-space: High-speed Covert Channel Attacks in the Cloud. In USENIX Security."},{"key":"e_1_3_2_1_102_1","doi-asserted-by":"publisher","DOI":"10.1145\/3308558.3313426"},{"key":"e_1_3_2_1_103_1","unstructured":"Yuval Yarom and Naomi Benger. 2014. Recovering OpenSSL ECDSA Nonces Using the FLUSH RELOAD Cache Side-channel Attack. Cryptology ePrint Archive Report 2014\/140 (2014)."},{"key":"e_1_3_2_1_104_1","unstructured":"Yuval Yarom and Katrina Falkner. 2014. FlushReload: a High Resolution Low Noise L3 Cache Side-Channel Attack. In USENIX Security."},{"key":"e_1_3_2_1_105_1","unstructured":"Kehuan Zhang and XiaoFeng Wang. 2009. Peeping Tom in the Neighborhood: Keystroke Eavesdropping on Multi-User Systems. In USENIX Security."},{"key":"e_1_3_2_1_106_1","unstructured":"Ruiyi Zhang Taehyun Kim Daniel Weber and Michael Schwarz. 2023. (M)WAIT for It: Bridging the Gap between Microarchitectural and Architectural Side Channels. In USENIX Security."},{"key":"e_1_3_2_1_107_1","doi-asserted-by":"crossref","unstructured":"Xin Zhang Zhi Zhang Qingni Shen Wenhao Wang Yansong Gao Zhuoxi Yang and Jiliang Zhang. 2024. SegScope: Probing Fine-grained Interrupts via Architectural Footprints. In HPCA.","DOI":"10.1109\/HPCA57654.2024.00039"},{"key":"e_1_3_2_1_108_1","doi-asserted-by":"crossref","unstructured":"Yinqian Zhang Ari Juels Michael K. Reiter and Thomas Ristenpart. 2012. Cross-VM Side Channels and Their Use to Extract Private Keys. In CCS.","DOI":"10.1145\/2382196.2382230"},{"key":"e_1_3_2_1_109_1","doi-asserted-by":"crossref","unstructured":"Yinqian Zhang and MK Reiter. 2013. D\u00fcppel: retrofitting commodity operating systems to mitigate cache side channels in the cloud. In CCS.","DOI":"10.1145\/2508859.2516741"},{"key":"e_1_3_2_1_110_1","doi-asserted-by":"crossref","unstructured":"Zeyu Zhang Xiaoli Zhang Qi Li Kun Sun Yinqian Zhang Songsong Liu Yukun Liu and Xiaoning Li. 2021. See through Walls: Detecting Malware in SGX Enclaves with SGX-Bouncer. In AsiaCCS.","DOI":"10.1145\/3433210.3437531"}],"event":{"name":"CCS '24: ACM SIGSAC Conference on Computer and Communications Security","location":"Salt Lake City UT USA","acronym":"CCS '24","sponsor":["SIGSAC ACM Special Interest Group on Security, Audit, and Control"]},"container-title":["Proceedings of the 2024 on ACM SIGSAC Conference on Computer and Communications Security"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3658644.3690242","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/3658644.3690242","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,8,22]],"date-time":"2025-08-22T06:06:42Z","timestamp":1755842802000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3658644.3690242"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2024,12,2]]},"references-count":110,"alternative-id":["10.1145\/3658644.3690242","10.1145\/3658644"],"URL":"https:\/\/doi.org\/10.1145\/3658644.3690242","relation":{},"subject":[],"published":{"date-parts":[[2024,12,2]]},"assertion":[{"value":"2024-12-09","order":3,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}