{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,11,28]],"date-time":"2025-11-28T21:18:47Z","timestamp":1764364727917,"version":"3.44.0"},"publisher-location":"New York, NY, USA","reference-count":67,"publisher":"ACM","license":[{"start":{"date-parts":[[2024,12,2]],"date-time":"2024-12-02T00:00:00Z","timestamp":1733097600000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/creativecommons.org\/licenses\/by\/4.0\/"}],"funder":[{"name":"BNRist","award":["BNR2024RC01006"],"award-info":[{"award-number":["BNR2024RC01006"]}]},{"name":"NSFC","award":["U21B2030, 92264204"],"award-info":[{"award-number":["U21B2030, 92264204"]}]}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2024,12,2]]},"DOI":"10.1145\/3658644.3690251","type":"proceedings-article","created":{"date-parts":[[2024,12,9]],"date-time":"2024-12-09T12:19:20Z","timestamp":1733746760000},"page":"3436-3450","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":2,"title":["CiMSAT: Exploiting SAT Analysis to Attack Compute-in-Memory Architecture Defenses"],"prefix":"10.1145","author":[{"ORCID":"https:\/\/orcid.org\/0009-0007-7091-5563","authenticated-orcid":false,"given":"Jianfeng","family":"Wang","sequence":"first","affiliation":[{"name":"Electronic Engineering, Tsinghua University, Beijing, China"}]},{"ORCID":"https:\/\/orcid.org\/0000-0003-2421-353X","authenticated-orcid":false,"given":"Huazhong","family":"Yang","sequence":"additional","affiliation":[{"name":"Electronic Engineering, Tsinghua University, Beijing, China"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-9782-5038","authenticated-orcid":false,"given":"Shuwen","family":"Deng","sequence":"additional","affiliation":[{"name":"Electronic Engineering, Tsinghua University, Beijing, China"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-8051-3345","authenticated-orcid":false,"given":"Xueqing","family":"Li","sequence":"additional","affiliation":[{"name":"Electronic Engineering, Tsinghua University, Beijing, China"}]}],"member":"320","published-online":{"date-parts":[[2024,12,9]]},"reference":[{"key":"e_1_3_2_1_1_1","first-page":"100022","article-title":"A survey on processing-in-memory techniques: Advances and challenges. Memories-Materials","volume":"4","author":"Asifuzzaman Kazi","year":"2023","unstructured":"Kazi Asifuzzaman, Narasinga Rao Miniskar, Aaron R Young, Frank Liu, and Jeffrey S Vetter. 2023. A survey on processing-in-memory techniques: Advances and challenges. Memories-Materials, Devices, Circuits and Systems 4 (2023), 100022.","journal-title":"Devices, Circuits and Systems"},{"key":"e_1_3_2_1_2_1","doi-asserted-by":"publisher","DOI":"10.1109\/ACCESS.2021.3080257"},{"key":"e_1_3_2_1_3_1","doi-asserted-by":"publisher","DOI":"10.1109\/DAC18072.2020.9218651"},{"key":"e_1_3_2_1_4_1","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2021.3107401"},{"volume-title":"IEEE International Electron Devices Meeting (IEDM)","author":"Chen P.-Y.","key":"e_1_3_2_1_5_1","unstructured":"P.-Y. Chen, X. Peng, and S. Yu. 2017. NeuroSim: An integrated device-toalgorithm framework for benchmarking synaptic devices and array architectures. In IEEE International Electron Devices Meeting (IEDM). San Francisco, USA."},{"key":"e_1_3_2_1_6_1","doi-asserted-by":"publisher","DOI":"10.1145\/3007787.3001177"},{"key":"e_1_3_2_1_7_1","volume-title":"PUF-CIM: SRAM-Based Compute-In-Memory With Zero Bit-Error-Rate Physical Unclonable Function for Lightweight Secure Edge Computing","author":"Chen Zhuojun","year":"2023","unstructured":"Zhuojun Chen, Ming Wu, Yifeng Zhou, Renlong Li, Jinzhe Tan, and Ding Ding. 2023. PUF-CIM: SRAM-Based Compute-In-Memory With Zero Bit-Error-Rate Physical Unclonable Function for Lightweight Secure Edge Computing. IEEE Transactions on Very Large Scale Integration (VLSI) Systems (2023)."},{"key":"e_1_3_2_1_8_1","doi-asserted-by":"publisher","DOI":"10.1088\/1361-6641\/ac461f"},{"key":"e_1_3_2_1_9_1","doi-asserted-by":"publisher","DOI":"10.1109\/DAC18074.2021.9586233"},{"key":"e_1_3_2_1_10_1","doi-asserted-by":"publisher","DOI":"10.1109\/ESSCIRC59616.2023.10268799"},{"key":"e_1_3_2_1_11_1","doi-asserted-by":"publisher","DOI":"10.1109\/MSP.2012.2211477"},{"key":"e_1_3_2_1_12_1","doi-asserted-by":"publisher","DOI":"10.3390\/s20185165"},{"key":"e_1_3_2_1_13_1","volume-title":"International conference on theory and applications of satisfiability testing. Springer, 502--518","author":"E\u00e9n Niklas","year":"2003","unstructured":"Niklas E\u00e9n and Niklas S\u00f6rensson. 2003. An extensible SAT-solver. In International conference on theory and applications of satisfiability testing. Springer, 502--518."},{"key":"e_1_3_2_1_14_1","unstructured":"Samsung Electronics. 2023. HBM-PIM. https:\/\/semiconductor.samsung. com\/news-events\/tech-blog\/hbm-pim-cutting-edge-memory-technology-toaccelerate- next-generation-ai\/."},{"key":"e_1_3_2_1_15_1","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2021.3110744"},{"key":"e_1_3_2_1_16_1","doi-asserted-by":"publisher","DOI":"10.1109\/ITCAsia55616.2022.00021"},{"key":"e_1_3_2_1_17_1","volume-title":"Logic locking for IP security: A comprehensive analysis on challenges, techniques, and trends. Computers & Security","author":"Gandhi Jugal","year":"2023","unstructured":"Jugal Gandhi, Diksha Shekhawat, M Santosh, and Jai Gopal Pandey. 2023. Logic locking for IP security: A comprehensive analysis on challenges, techniques, and trends. Computers & Security (2023), 103196."},{"key":"e_1_3_2_1_18_1","doi-asserted-by":"publisher","DOI":"10.1109\/ITC44170.2019.9000110"},{"key":"e_1_3_2_1_19_1","doi-asserted-by":"publisher","DOI":"10.1109\/DCAS53974.2022.9845608"},{"key":"e_1_3_2_1_20_1","doi-asserted-by":"publisher","DOI":"10.1109\/ITC44170.2019.9000117"},{"key":"e_1_3_2_1_21_1","doi-asserted-by":"publisher","DOI":"10.1109\/54.785838"},{"key":"e_1_3_2_1_22_1","doi-asserted-by":"publisher","DOI":"10.1145\/3195970.3196105"},{"volume-title":"2013 Proceedings IEEE INFOCOM. IEEE, 1204--1212","author":"Huang L.","key":"e_1_3_2_1_23_1","unstructured":"L. Huang and J. Walrand. 2013. A Benes packet network. In 2013 Proceedings IEEE INFOCOM. IEEE, 1204--1212."},{"key":"e_1_3_2_1_24_1","doi-asserted-by":"publisher","DOI":"10.1145\/3400302.3415678"},{"volume-title":"2021 IEEE 10th Non-Volatile Memory Systems and Applications Symposium (NVMSA). IEEE, 1--6.","author":"Huang S.","key":"e_1_3_2_1_25_1","unstructured":"S. Huang, H. Jiang, and S. Yu. 2021. Mitigating adversarial attack for computein- memory accelerator utilizing on-chip finetune. In 2021 IEEE 10th Non-Volatile Memory Systems and Applications Symposium (NVMSA). IEEE, 1--6."},{"key":"e_1_3_2_1_26_1","doi-asserted-by":"publisher","DOI":"10.1109\/DFT59622.2023.10313529"},{"key":"e_1_3_2_1_27_1","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2021.3064189"},{"key":"e_1_3_2_1_28_1","volume-title":"Automation & Test in Europe Conference & Exhibition (DATE). IEEE, 1--6.","author":"Jiang Shui","year":"2023","unstructured":"Shui Jiang, Seetal Potluri, and Tsung-Yi Ho. 2023. Scalable Scan-Chain-Based Extraction of Neural Network Models. In 2023 Design, Automation & Test in Europe Conference & Exhibition (DATE). IEEE, 1--6."},{"key":"e_1_3_2_1_29_1","volume-title":"Hardware Security","author":"Jin Yier","unstructured":"Yier Jin and Gang Qu. 2021. Hardware Security (1st ed.). China Industry and Information Technology Publishing and Media Group.","edition":"1"},{"volume-title":"Proceedings of the 44th annual international symposium on computer architecture. 1--12","author":"Jouppi N. P.","key":"e_1_3_2_1_30_1","unstructured":"N. P. Jouppi, C. Young, N. Patil, and et al. 2017. In-datacenter performance analysis of a tensor processing unit. In Proceedings of the 44th annual international symposium on computer architecture. 1--12."},{"key":"e_1_3_2_1_31_1","volume-title":"Farimah Farahmandi, and Mark Tehranipoor.","author":"Kamali Hadi Mardani","year":"2022","unstructured":"Hadi Mardani Kamali, Kimia Zamiri Azar, Farimah Farahmandi, and Mark Tehranipoor. 2022. Advances in logic locking: Past, present, and prospects. Cryptology ePrint Archive (2022)."},{"key":"e_1_3_2_1_32_1","unstructured":"A. Krizhevsky et al. 2009. Learning multiple layers of features from tiny images. Technical Report. Technical Report."},{"key":"e_1_3_2_1_33_1","doi-asserted-by":"publisher","DOI":"10.1007\/978--3-031-01742--1_1"},{"key":"e_1_3_2_1_34_1","doi-asserted-by":"publisher","DOI":"10.1109\/ATS49688.2020.9301535"},{"volume-title":"Proceedings of the 24th Asia and South Pacific Design Automation Conference.","author":"Wen","key":"e_1_3_2_1_35_1","unstructured":"Wen Li et al. 2019. P3M: a PIM-based neural network model protection scheme for deep learning accelerator. In Proceedings of the 24th Asia and South Pacific Design Automation Conference."},{"key":"e_1_3_2_1_36_1","doi-asserted-by":"publisher","DOI":"10.1109\/CICC51472.2021.9431558"},{"volume-title":"2019 IEEE 37th VLSI Test Symposium (VTS). IEEE, 1--6.","author":"Li W.","key":"e_1_3_2_1_37_1","unstructured":"W. Li, Y. Wang, H. Li, and X. Li. 2019. Leveraging Memory PUFs and PIM-based encryption to secure edge deep learning systems. In 2019 IEEE 37th VLSI Test Symposium (VTS). IEEE, 1--6."},{"key":"e_1_3_2_1_38_1","unstructured":"Euicheol Lim. 2022. PIM and Various Computational Memory Solutions. http:\/\/prism.sejong.ac.kr\/dossa-4\/dossa_paper\/PIM_and_Various_ Computational_Memory_Solutions-Euicheol_Lim_0402.pdf"},{"key":"e_1_3_2_1_39_1","doi-asserted-by":"publisher","DOI":"10.1016\/j.sysarc.2021.102163"},{"key":"e_1_3_2_1_40_1","doi-asserted-by":"publisher","DOI":"10.1109\/ETS48528.2020.9131582"},{"key":"e_1_3_2_1_41_1","unstructured":"Lucas Nestor. 2020. sat_attack. https:\/\/github.com\/lnestor\/sat_attack."},{"key":"e_1_3_2_1_42_1","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD51958.2021.9643547"},{"key":"e_1_3_2_1_43_1","doi-asserted-by":"publisher","DOI":"10.3390\/electronics12040853"},{"key":"e_1_3_2_1_44_1","doi-asserted-by":"publisher","DOI":"10.1109\/ISVLSI54635.2022.00066"},{"key":"e_1_3_2_1_45_1","doi-asserted-by":"publisher","DOI":"10.1109\/ASP-DAC58780.2024.10473828"},{"key":"e_1_3_2_1_46_1","doi-asserted-by":"publisher","DOI":"10.1109\/HST.2017.7951805"},{"key":"e_1_3_2_1_47_1","doi-asserted-by":"publisher","DOI":"10.1109\/TR.2024.3371589"},{"key":"e_1_3_2_1_48_1","doi-asserted-by":"publisher","DOI":"10.1109\/HST.2015.7140252"},{"key":"e_1_3_2_1_49_1","volume-title":"A Survey of Computing-in-Memory Processor: From Circuit to Application","author":"Sun Wenyu","year":"2023","unstructured":"Wenyu Sun, Jinshan Yue, Yifan He, Zongle Huang, Jingyu Wang, Wenbin Jia, Yaolei Li, Luchang Lei, Hongyang Jia, and Yongpan Liu. 2023. A Survey of Computing-in-Memory Processor: From Circuit to Application. IEEE Open Journal of the Solid-State Circuits Society (2023)."},{"volume-title":"May 25, 2022. [51] Vivienne Sze, Yu-Hsin Chen, Tien-Ju Yang, and Joel S Emer. 2017. Efficient processing of deep neural networks: A tutorial and survey. Proc. IEEE 105","year":"2022","key":"e_1_3_2_1_50_1","unstructured":"Synopsys. 2022. DC Compiler Version T-2022.03-SP2 for linux64. May 25, 2022. [51] Vivienne Sze, Yu-Hsin Chen, Tien-Ju Yang, and Joel S Emer. 2017. Efficient processing of deep neural networks: A tutorial and survey. Proc. IEEE 105, 12 (2017), 2295--2329."},{"key":"e_1_3_2_1_51_1","doi-asserted-by":"crossref","unstructured":"S. Tripathi S. Choudhary and P. K. Misra. 2023. An 8T PA attack resilient NVSRAM for in-memory-computing applications. IEEE Transactions on Circuits and Systems I: Regular Papers (2023).","DOI":"10.1109\/TCSI.2023.3280193"},{"key":"e_1_3_2_1_52_1","volume-title":"2019 IEEE International Symposium on Defect and Fault Tolerance in VLSI and Nanotechnology Systems (DFT). IEEE, 1--4.","author":"Tsai Tsai-Ling","year":"2019","unstructured":"Tsai-Ling Tsai, Jin-Fu Li, Chun-Lung Hsu, and Chi-Tien Sun. 2019. Testing of inmemory- computing 8T SRAMs. In 2019 IEEE International Symposium on Defect and Fault Tolerance in VLSI and Nanotechnology Systems (DFT). IEEE, 1--4."},{"key":"e_1_3_2_1_53_1","doi-asserted-by":"publisher","DOI":"10.1016\/j.microrel.2021.114215"},{"key":"e_1_3_2_1_54_1","doi-asserted-by":"publisher","DOI":"10.1109\/AICAS57966.2023.10168612"},{"key":"e_1_3_2_1_55_1","doi-asserted-by":"publisher","DOI":"10.1145\/3394885.3431599"},{"key":"e_1_3_2_1_56_1","volume-title":"Side-channel attack analysis on in-memory computing architectures","author":"Wang Ziyu","year":"2023","unstructured":"Ziyu Wang, Fan-hsuan Meng, Yongmo Park, Jason K Eshraghian, and Wei D Lu. 2023. Side-channel attack analysis on in-memory computing architectures. IEEE Transactions on Emerging Topics in Computing (2023)."},{"key":"e_1_3_2_1_57_1","doi-asserted-by":"publisher","DOI":"10.1002\/aisy.202300313"},{"key":"e_1_3_2_1_58_1","unstructured":"Wikipedia. 2024. Boolean satisfiability problem. https:\/\/en.wikipedia.org\/wiki\/ Boolean_satisfiability_problem"},{"volume-title":"Proceedings of the 26th Asia and South Pacific Design Automation Conference. 449--454","author":"Xu Q.","key":"e_1_3_2_1_59_1","unstructured":"Q. Xu, M. T. Arafin, and G. Qu. 2021. Security of neural networks from hardware perspective: A survey and beyond. In Proceedings of the 26th Asia and South Pacific Design Automation Conference. 449--454."},{"volume-title":"Proceedings of the 2017 ACM SIGSAC Conference on Computer and Communications Security. 1601--1618","author":"Yasin M.","key":"e_1_3_2_1_60_1","unstructured":"M. Yasin, A. Sengupta, M. T. Nabeel, and et al. 2017. Provably-secure logic locking: From theory to practice. In Proceedings of the 2017 ACM SIGSAC Conference on Computer and Communications Security. 1601--1618."},{"key":"e_1_3_2_1_61_1","unstructured":"Guodong Yin Yiming Chen Mufeng Zhou Wenjun Tang Mingyen Lee Zekun Yang Tianyu Liao Xirui Du Vijaykrishnan Narayanan Huazhong Yang et al. 2023. Cramming More Weight Data Onto Compute-in-Memory Macros for High Task-Level Energy Efficiency Using Custom ROM With 3984-kb\/mmO{2} Density in 65-nm CMOS. IEEE Journal of Solid-State Circuits (2023)."},{"key":"e_1_3_2_1_62_1","volume-title":"Compute-in-memory chips for deep learning: Recent trends and prospects","author":"Yu Shimeng","year":"2021","unstructured":"Shimeng Yu, Hongwu Jiang, Shanshi Huang, Xiaochen Peng, and Anni Lu. 2021. Compute-in-memory chips for deep learning: Recent trends and prospects. IEEE circuits and systems magazine 21, 3 (2021), 31--56."},{"key":"e_1_3_2_1_63_1","doi-asserted-by":"publisher","DOI":"10.1145\/3489517.3530440"},{"key":"e_1_3_2_1_64_1","volume-title":"In-Situ Encrypted NAND FeFET Array for Secure Storage and Compute-in-Memory. In 2023 International Electron Devices Meeting (IEDM). IEEE, 1--4.","author":"Zhao Zijian","year":"2023","unstructured":"Zijian Zhao, Yixin Xu, James Read, Po-Kai Hsu, Yixin Qin, Tzu-Jung Huang, Suhwan Lim, Kijoon Kim, Kwangsoo Kim, Wanki Kim, et al. 2023. In-Situ Encrypted NAND FeFET Array for Secure Storage and Compute-in-Memory. In 2023 International Electron Devices Meeting (IEDM). IEEE, 1--4."},{"key":"e_1_3_2_1_65_1","doi-asserted-by":"publisher","DOI":"10.1109\/ISVLSI54635.2022.00044"},{"key":"e_1_3_2_1_66_1","volume-title":"Automation & Test in Europe Conference & Exhibition (DATE). IEEE, 466--471","author":"Zou Minhui","year":"2020","unstructured":"Minhui Zou, Zhenhua Zhu, Yi Cai, Junlong Zhou, ChengliangWang, and YuWang. 2020. Security enhancement for rram computing system through obfuscating crossbar row connections. In 2020 Design, Automation & Test in Europe Conference & Exhibition (DATE). IEEE, 466--471."},{"key":"e_1_3_2_1_67_1","volume-title":"TDPP: Two-Dimensional Permutation-Based Protection of Memristive Deep Neural Networks","author":"Zou Minhui","year":"2023","unstructured":"Minhui Zou, Zhenhua Zhu, Tzofnat Greenberg-Toledo, Orian Leitersdorf, Jiang Li, Junlong Zhou, Yu Wang, Nan Du, and Shahar Kvatinsky. 2023. TDPP: Two-Dimensional Permutation-Based Protection of Memristive Deep Neural Networks. IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems (2023)."}],"event":{"name":"CCS '24: ACM SIGSAC Conference on Computer and Communications Security","sponsor":["SIGSAC ACM Special Interest Group on Security, Audit, and Control"],"location":"Salt Lake City UT USA","acronym":"CCS '24"},"container-title":["Proceedings of the 2024 on ACM SIGSAC Conference on Computer and Communications Security"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3658644.3690251","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/3658644.3690251","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,8,22]],"date-time":"2025-08-22T06:23:07Z","timestamp":1755843787000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3658644.3690251"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2024,12,2]]},"references-count":67,"alternative-id":["10.1145\/3658644.3690251","10.1145\/3658644"],"URL":"https:\/\/doi.org\/10.1145\/3658644.3690251","relation":{},"subject":[],"published":{"date-parts":[[2024,12,2]]},"assertion":[{"value":"2024-12-09","order":3,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}