{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,3,31]],"date-time":"2026-03-31T13:52:14Z","timestamp":1774965134311,"version":"3.50.1"},"publisher-location":"New York, NY, USA","reference-count":44,"publisher":"ACM","license":[{"start":{"date-parts":[[2024,12,2]],"date-time":"2024-12-02T00:00:00Z","timestamp":1733097600000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/creativecommons.org\/licenses\/by\/4.0\/"}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2024,12,2]]},"DOI":"10.1145\/3658644.3690263","type":"proceedings-article","created":{"date-parts":[[2024,12,9]],"date-time":"2024-12-09T12:19:20Z","timestamp":1733746760000},"page":"2799-2813","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":3,"title":["Gaussian Elimination of Side-Channels: Linear Algebra for Memory Coloring"],"prefix":"10.1145","author":[{"ORCID":"https:\/\/orcid.org\/0000-0003-1660-2949","authenticated-orcid":false,"given":"Jana","family":"Hofmann","sequence":"first","affiliation":[{"name":"MPI-SP, Bochum, Germany"}]},{"ORCID":"https:\/\/orcid.org\/0000-0001-6929-886X","authenticated-orcid":false,"given":"C\u00e9dric","family":"Fournet","sequence":"additional","affiliation":[{"name":"Azure Research, Microsoft, Cambridge, United Kingdom"}]},{"ORCID":"https:\/\/orcid.org\/0009-0005-8004-0743","authenticated-orcid":false,"given":"Boris","family":"K\u00f6pf","sequence":"additional","affiliation":[{"name":"Azure Research, Microsoft, Cambridge, United Kingdom"}]},{"ORCID":"https:\/\/orcid.org\/0009-0000-9183-1595","authenticated-orcid":false,"given":"Stavros","family":"Volos","sequence":"additional","affiliation":[{"name":"Azure Research, Microsoft, Cambridge, United Kingdom"}]}],"member":"320","published-online":{"date-parts":[[2024,12,9]]},"reference":[{"key":"e_1_3_2_1_1_1","unstructured":"Azure. 2022. Hyper-V HyperClear. https:\/\/techcommunity.microsoft.com\/t5\/virtualization\/hyper-v-hyperclear-mitigation-for-l1-terminal-fault\/ba-p\/382429. Accessed: 2024-08--31."},{"key":"e_1_3_2_1_2_1","doi-asserted-by":"publisher","DOI":"10.1145\/248209.237195"},{"key":"e_1_3_2_1_3_1","volume-title":"USENIX Security Symposium. USENIX Association.","author":"Dai Miles","year":"2022","unstructured":"Miles Dai, Riccardo Paccagnella, Miguel Gomez-Garcia, John McCalpin, and Mengjia Yan. 2022. Don't mesh around: Side-channel attacks and mitigations on mesh interconnects. In USENIX Security Symposium. USENIX Association."},{"key":"e_1_3_2_1_4_1","volume-title":"USENIX Security Symposium. USENIX Association.","author":"de Ridder Finn","year":"2021","unstructured":"Finn de Ridder, Pietro Frigo, Emanuele Vannacci, Herbert Bos, Cristiano Giuffrida, and Kaveh Razavi. 2021. SMASH: Synchronized many-sided rowhammer attacks from JavaScript. In USENIX Security Symposium. USENIX Association."},{"key":"e_1_3_2_1_5_1","doi-asserted-by":"publisher","DOI":"10.1145\/3302424.3303976"},{"key":"e_1_3_2_1_6_1","doi-asserted-by":"crossref","unstructured":"Lukas Gerlach Simon Schwarz Nicolas Faro\u00df and Michael Schwarz. 2024. Efficient and generic microarchitectural hash-function recovery. (2024).","DOI":"10.1109\/SP54263.2024.00028"},{"key":"e_1_3_2_1_7_1","unstructured":"Martin Heckel and Florian Adamsky. 2023. Reverse-engineering bank addressing functions on amd cpus. https:\/\/dramsec.ethz.ch\/papers\/revengamd.pdf. Accessed: 2024-08--31."},{"key":"e_1_3_2_1_8_1","doi-asserted-by":"publisher","DOI":"10.1109\/MASCOTS50786.2020.9285962"},{"key":"e_1_3_2_1_9_1","doi-asserted-by":"publisher","DOI":"10.1109\/SP.2013.23"},{"key":"e_1_3_2_1_10_1","volume-title":"4th Gen Intel Xeon Processor Scalable Overview. https:\/\/www.intel.com\/content\/www\/us\/en\/developer\/articles\/technical\/fourth-generation-xeon-scalable-family-overview.html","unstructured":"Intel. 2022. 4th Gen Intel Xeon Processor Scalable Overview. https:\/\/www.intel.com\/content\/www\/us\/en\/developer\/articles\/technical\/fourth-generation-xeon-scalable-family-overview.html."},{"key":"e_1_3_2_1_11_1","volume-title":"Euromicro Conference on Digital System Design (DSD). IEEE Computer Society.","author":"Irazoqui G.","unstructured":"G. Irazoqui, T. Eisenbarth, and B. Sunar. 2015. Systematic reverse engineering of cache slice selection in Intel processors. In Euromicro Conference on Digital System Design (DSD). IEEE Computer Society."},{"key":"e_1_3_2_1_12_1","volume-title":"USENIX Security Symposium. USENIX Association.","author":"Jattke Patrick","year":"2024","unstructured":"Patrick Jattke, Max Wipfli, Flavien Solt, Michele Marazzi, Matej B\u00f6lcskei, and Kaveh Razavi. 2024. ZenHammer: Rowhammer attacks on AMD zen-based platforms. In USENIX Security Symposium. USENIX Association."},{"key":"e_1_3_2_1_13_1","unstructured":"The Linux Kernel. 2023. Core Scheduling. https:\/\/www.kernel.org\/doc\/html\/next\/admin-guide\/hw-vuln\/core-scheduling.html. Accessed: 2024-08--31."},{"key":"e_1_3_2_1_14_1","volume-title":"Hill","author":"Kessler Richard E.","year":"1992","unstructured":"Richard E. Kessler and Mark D. Hill. 1992. Page placement algorithms for large real-indexed caches. ACM Transactions on Computer Systems (TOCS) (1992)."},{"key":"e_1_3_2_1_15_1","volume-title":"Symposium on Security and Privacy (S&P). IEEE.","author":"Kessous T.","unstructured":"T. Kessous and N. Gilboa. 2024. PrunePlumTree - finding eviction sets at scale. In Symposium on Security and Privacy (S&P). IEEE."},{"key":"e_1_3_2_1_16_1","doi-asserted-by":"publisher","DOI":"10.1145\/2968478.2968480"},{"key":"e_1_3_2_1_17_1","doi-asserted-by":"publisher","DOI":"10.1145\/3508352.3549340"},{"key":"e_1_3_2_1_18_1","volume-title":"Symposium on Security and Privacy (S&P). IEEE.","author":"Liu Fangfei","unstructured":"Fangfei Liu, Yuval Yarom, Qian Ge, Gernot Heiser, and Ruby B. Lee. 2015. Last-level cache side-channel attacks are practical. In Symposium on Security and Privacy (S&P). IEEE."},{"key":"e_1_3_2_1_19_1","doi-asserted-by":"publisher","DOI":"10.1145\/3600006.3613143"},{"key":"e_1_3_2_1_20_1","volume-title":"Christoph Neumann, Olivier Heen, and Aur\u00e9lien Francillon.","author":"Maurice Cl\u00e9mentine","year":"2015","unstructured":"Cl\u00e9mentine Maurice, Nicolas Le Scouarnec, Christoph Neumann, Olivier Heen, and Aur\u00e9lien Francillon. 2015. Reverse engineering intel last-level cache complex addressing using performance counters. In Research in Attacks, Intrusions, and Defenses (RAID). Springer."},{"key":"e_1_3_2_1_21_1","unstructured":"John D McCalpin. 2021. Mapping addresses to l3\/cha slices in intel processors. Technical Report. https:\/\/repositories.lib.utexas.edu\/server\/api\/core\/bitstreams\/7c5a5389-d124--41e0-bcbe-b5e95c03fc9b\/content Accessed: 2024-08--31."},{"key":"e_1_3_2_1_22_1","doi-asserted-by":"crossref","unstructured":"Dag Arne Osvik Adi Shamir and Eran Tromer. 2006. cache attacks and countermeasures: the case of AES. In CT-RSA.","DOI":"10.1007\/11605805_1"},{"key":"e_1_3_2_1_23_1","volume-title":"USENIX Security Symposium. USENIX Association.","author":"Pessl Peter","year":"2016","unstructured":"Peter Pessl, Daniel Gruss, Cl\u00e9mentine Maurice, Michael Schwarz, and Stefan Mangard. 2016. DRAMA: Exploiting DRAM addressing for Cross-CPU attacks. In USENIX Security Symposium. USENIX Association."},{"key":"e_1_3_2_1_24_1","doi-asserted-by":"publisher","DOI":"10.1109\/SP40001.2021.00020"},{"key":"e_1_3_2_1_25_1","volume-title":"Resource Management for Isolation Enhanced Cloud Services. In Workshop on Cloud Computing Security. ACM.","author":"Raj Himanshu","year":"2009","unstructured":"Himanshu Raj, Ripal Nathuji, Abhishek Singh, and Paul England. 2009. Resource Management for Isolation Enhanced Cloud Services. In Workshop on Cloud Computing Security. ACM."},{"key":"e_1_3_2_1_26_1","unstructured":"Mark Seaborn. 2015. L3 cache mapping on Sandy Bridge CPUs. https:\/\/lackingrhoticity.blogspot.com\/2015\/04\/l3-cache-mapping-on-sandy-bridge-cpus.html. Accessed: 2024-08--31."},{"key":"e_1_3_2_1_27_1","doi-asserted-by":"publisher","DOI":"10.1145\/3472883.3487006"},{"key":"e_1_3_2_1_28_1","doi-asserted-by":"publisher","DOI":"10.1109\/DSNW.2011.5958812"},{"key":"e_1_3_2_1_29_1","doi-asserted-by":"publisher","DOI":"10.1109\/CSE.2013.106"},{"key":"e_1_3_2_1_30_1","volume-title":"IEEE International Solid-State Circuits Conference.","author":"Tam Simon M.","year":"2018","unstructured":"Simon M. Tam, Harry Muljono, Min Huang, Sitaraman Iyer, Kalapi Royneogi, Nagmohan Satti, Rizwan Qureshi, Wei Chen, Tom Wang, Hubert Hsieh, Sujal Vora, and Eddie Wang. 2018. SkyLake-SP: A 14nm 28-Core Xeon processor. In IEEE International Solid-State Circuits Conference."},{"key":"e_1_3_2_1_31_1","volume-title":"Annual International Symposium on Computer Architecture. IEEE.","author":"Taylor George","year":"1990","unstructured":"George Taylor, Peter Davies, and Michael Farmwald. 1990. The TLB slice -- a low-cost high speed address translation mechanism. In Annual International Symposium on Computer Architecture. IEEE."},{"key":"e_1_3_2_1_32_1","doi-asserted-by":"crossref","unstructured":"Yukiyasu Tsunoo Teruo Saito Tomoyasu Suzaki Maki Shigeri and Hiroshi Miyauchi. 2003. Cryptanalysis of DES implemented on computers with cache. In CHES.","DOI":"10.1007\/978-3-540-45238-6_6"},{"key":"e_1_3_2_1_33_1","volume-title":"Symposium on Security and Privacy (S&P). IEEE.","author":"Vila Pepe","unstructured":"Pepe Vila, Boris K\u00f6pf, and Jos\u00e9 F. Morales. 2019. Theory and practice of finding eviction sets. In Symposium on Security and Privacy (S&P). IEEE."},{"key":"e_1_3_2_1_34_1","doi-asserted-by":"publisher","DOI":"10.1145\/3658644.3690183"},{"key":"e_1_3_2_1_35_1","doi-asserted-by":"publisher","DOI":"10.1109\/SP46214.2022.9833794"},{"key":"e_1_3_2_1_36_1","doi-asserted-by":"publisher","DOI":"10.1109\/DAC18072.2020.9218599"},{"key":"e_1_3_2_1_37_1","volume-title":"Euromicro Conference on Real-Time Systems. IEEE.","author":"Ward Bryan C","year":"2013","unstructured":"Bryan C Ward, Jonathan L Herman, Christopher J Kenna, and James H Anderson. 2013. Making shared caches more predictable on multicore platforms. In Euromicro Conference on Real-Time Systems. IEEE."},{"key":"e_1_3_2_1_38_1","unstructured":"Wikipedia. 2024. Kernel (Linear Algebra). https:\/\/en.wikipedia.org\/wiki\/Kernel_(linear_algebra). Accessed: 2024-08--31."},{"key":"e_1_3_2_1_39_1","volume-title":"USENIX Security Symposium. USENIX Association.","author":"Xiao Yuan","year":"2016","unstructured":"Yuan Xiao, Xiaokuan Zhang, Yinqian Zhang, and Radu Teodorescu. 2016. One bit flips, one cloud flops: Cross-VM row aammer attacks and privilege escalation. In USENIX Security Symposium. USENIX Association."},{"key":"e_1_3_2_1_40_1","doi-asserted-by":"publisher","DOI":"10.1109\/SP.2019.00004"},{"key":"e_1_3_2_1_41_1","volume-title":"USENIX Security Symposium. USENIX Association.","author":"Yarom Yuval","year":"2014","unstructured":"Yuval Yarom and Katrina Falkner. 2014. FlushReload: A high resolution, low noise, L3 cache side-channel attack. In USENIX Security Symposium. USENIX Association."},{"key":"e_1_3_2_1_42_1","unstructured":"Yuval Yarom Qian Ge Fangfei Liu Ruby B. Lee and Gernot Heiser. 2015. Mapping the Intel last-level cache. Cryptology ePrint Archive Paper 2015\/905. https:\/\/eprint.iacr.org\/2015\/905"},{"key":"e_1_3_2_1_43_1","doi-asserted-by":"publisher","DOI":"10.1109\/RTAS.2014.6925999"},{"key":"e_1_3_2_1_44_1","volume-title":"USENIX Security Symposium. USENIX Association.","author":"Zhang Ruiyi","year":"2023","unstructured":"Ruiyi Zhang, Taehyun Kim, Daniel Weber, and Michael Schwarz. 2023. (M)WAIT for It: Bridging the gap between microarchitectural and architectural side channels. In USENIX Security Symposium. USENIX Association."}],"event":{"name":"CCS '24: ACM SIGSAC Conference on Computer and Communications Security","location":"Salt Lake City UT USA","acronym":"CCS '24","sponsor":["SIGSAC ACM Special Interest Group on Security, Audit, and Control"]},"container-title":["Proceedings of the 2024 on ACM SIGSAC Conference on Computer and Communications Security"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3658644.3690263","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/3658644.3690263","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,8,22]],"date-time":"2025-08-22T06:22:30Z","timestamp":1755843750000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3658644.3690263"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2024,12,2]]},"references-count":44,"alternative-id":["10.1145\/3658644.3690263","10.1145\/3658644"],"URL":"https:\/\/doi.org\/10.1145\/3658644.3690263","relation":{},"subject":[],"published":{"date-parts":[[2024,12,2]]},"assertion":[{"value":"2024-12-09","order":3,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}