{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,7,31]],"date-time":"2026-07-31T15:42:05Z","timestamp":1785512525628,"version":"3.56.0"},"publisher-location":"New York, NY, USA","reference-count":102,"publisher":"ACM","license":[{"start":{"date-parts":[[2024,12,2]],"date-time":"2024-12-02T00:00:00Z","timestamp":1733097600000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"funder":[{"DOI":"10.13039\/501100006374","name":"Fonds Wetenschappelijk Onderzoek","doi-asserted-by":"publisher","award":["#G081322N"],"award-info":[{"award-number":["#G081322N"]}],"id":[{"id":"10.13039\/501100006374","id-type":"DOI","asserted-by":"publisher"}]},{"name":"HORIZON EUROPE","award":["#101070008"],"award-info":[{"award-number":["#101070008"]}]},{"name":"Flemish Research Programme Cybersecurity"}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2024,12,2]]},"DOI":"10.1145\/3658644.3690319","type":"proceedings-article","created":{"date-parts":[[2024,12,9]],"date-time":"2024-12-09T12:19:20Z","timestamp":1733746760000},"page":"19-33","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":7,"title":["Libra: Architectural Support For Principled, Secure And Efficient Balanced Execution On High-End Processors"],"prefix":"10.1145","author":[{"ORCID":"https:\/\/orcid.org\/0000-0002-0165-7915","authenticated-orcid":false,"given":"Hans","family":"Winderix","sequence":"first","affiliation":[{"name":"DistriNet, KU Leuven, Leuven, Belgium"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-8641-7549","authenticated-orcid":false,"given":"Marton","family":"Bognar","sequence":"additional","affiliation":[{"name":"DistriNet, KU Leuven, Leuven, Belgium"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-2772-3722","authenticated-orcid":false,"given":"Lesly-Ann","family":"Daniel","sequence":"additional","affiliation":[{"name":"DistriNet, KU Leuven, Leuven, Belgium"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0000-0001-5438-153X","authenticated-orcid":false,"given":"Frank","family":"Piessens","sequence":"additional","affiliation":[{"name":"DistriNet, KU Leuven, Leuven, Belgium"}],"role":[{"vocabulary":"crossref","role":"author"}]}],"member":"320","published-online":{"date-parts":[[2024,12,9]]},"reference":[{"key":"e_1_3_2_1_1_1","doi-asserted-by":"publisher","DOI":"10.1145\/1314466.1314469"},{"key":"e_1_3_2_1_2_1","volume-title":"Topics in Cryptology -- CT-RSA","author":"Aciicmez Onur","year":"2007","unstructured":"Onur Aciicmez, \u00c7etin Kaya Ko\u00e7, and Jean-Pierre Seifert. 2006. Predicting Secret Keys Via Branch Prediction. In Topics in Cryptology -- CT-RSA 2007."},{"key":"e_1_3_2_1_3_1","doi-asserted-by":"crossref","unstructured":"Onur Aciicmez \u00c7etin Kaya Ko\u00e7 and Jean-Pierre Seifert. 2007. On the Power of Simple Branch Prediction Analysis. In ASIACCS.","DOI":"10.1145\/1229285.1266999"},{"key":"e_1_3_2_1_4_1","doi-asserted-by":"crossref","unstructured":"Johan Agat. 2000. Transforming out Timing Leaks. In POPL.","DOI":"10.1145\/325694.325702"},{"key":"e_1_3_2_1_5_1","volume-title":"Reorder Buffer Contention: A Forward Speculative Interference Attack for Speculation Invariant Instructions","author":"Aimoniotis Pavlos","year":"2021","unstructured":"Pavlos Aimoniotis, Christos Sakalis, Magnus Sj\u00e4lander, and Stefanos Kaxiras. 2021. Reorder Buffer Contention: A Forward Speculative Interference Attack for Speculation Invariant Instructions. IEEE Computer Architecture Letters (2021)."},{"key":"e_1_3_2_1_6_1","volume-title":"Breakthrough AES performance with intel AES new instructions. White paper 12","author":"Akdemir Kahraman","year":"2010","unstructured":"Kahraman Akdemir, Martin Dixon, Wajdi Feghali, Patrick Fay, Vinodh Gopal, Jim Guilford, Erdinc Ozturk, GilWolrich, and Ronen Zohar. 2010. Breakthrough AES performance with intel AES new instructions. White paper 12 (2010)."},{"key":"e_1_3_2_1_7_1","volume-title":"Sohaib ul Hassan, Cesar Pereida Garc\u00eda, and Nicola Tuveri.","author":"Aldaya Alejandro Cabrera","year":"2019","unstructured":"Alejandro Cabrera Aldaya, Billy Bob Brumley, Sohaib ul Hassan, Cesar Pereida Garc\u00eda, and Nicola Tuveri. 2019. Port Contention for Fun and Profit. In S&P."},{"key":"e_1_3_2_1_8_1","unstructured":"Jose Bacelar Almeida Manuel Barbosa Gilles Barthe Fran\u00e7ois Dupressoir and Michael Emmi. 2016. Verifying Constant-Time Implementations. In USENIX Security."},{"key":"e_1_3_2_1_9_1","doi-asserted-by":"crossref","unstructured":"Marc Andrysco David Kohlbrenner Keaton Mowery Ranjit Jhala Sorin Lerner and Hovav Shacham. 2015. On Subnormal Floating Point and Abnormal Timing. In S&P.","DOI":"10.1109\/SP.2015.44"},{"key":"e_1_3_2_1_10_1","unstructured":"Arm. 2021. Arm Armv8-A Architecture Registers: DIT Data Independent Timing. https:\/\/developer.arm.com\/documentation\/ddi0595\/2021-06\/AArch64-Registers\/DIT--Data-Independent-Timing."},{"key":"e_1_3_2_1_11_1","doi-asserted-by":"publisher","DOI":"10.1145\/3371075"},{"key":"e_1_3_2_1_12_1","volume-title":"Secure Compilation of Constant-Resource Programs","author":"Barthe Gilles","unstructured":"Gilles Barthe, Sandrine Blazy, R\u00e9mi Hutin, and David Pichardie. 2021. Secure Compilation of Constant-Resource Programs. In CSF. IEEE, 1--12."},{"key":"e_1_3_2_1_13_1","doi-asserted-by":"crossref","unstructured":"Gilles Barthe Benjamin Gr\u00e9goire and Vincent Laporte. 2018. Secure Compilation of Side-Channel Countermeasures: The Case of Cryptographic \"Constant-Time\". In CSF.","DOI":"10.1109\/CSF.2018.00031"},{"key":"e_1_3_2_1_14_1","volume-title":"Hardware Prefetchers Leak: A Revisit of SVF for Cache-Timing Attacks. In IEEE\/ACM Intern. Symp. on Microarch. Workshops.","author":"Bhattacharya Sarani","year":"2012","unstructured":"Sarani Bhattacharya, Chester Rebeiro, and Debdeep Mukhopadhyay. 2012. Hardware Prefetchers Leak: A Revisit of SVF for Cache-Timing Attacks. In IEEE\/ACM Intern. Symp. on Microarch. Workshops."},{"key":"e_1_3_2_1_15_1","doi-asserted-by":"crossref","unstructured":"Atri Bhattacharyya Alexandra Sandulescu Matthias Neugschwandtner Alessandro Sorniotti Babak Falsafi Mathias Payer and Anil Kurmus. 2019. SMoTherSpectre: Exploiting Speculative Execution through Port Contention. In CCS.","DOI":"10.1145\/3319535.3363194"},{"key":"e_1_3_2_1_16_1","volume-title":"Proteus: An Extensible RISC-V Core for Hardware Extensions. In RISC-V Summit Europe '23","author":"Bognar Marton","year":"2023","unstructured":"Marton Bognar, Job Noorman, and Frank Piessens. 2023. Proteus: An Extensible RISC-V Core for Hardware Extensions. In RISC-V Summit Europe '23."},{"key":"e_1_3_2_1_17_1","volume-title":"Jo Van Bulck, and Frank Piessens","author":"Bognar Marton","year":"2022","unstructured":"Marton Bognar, Jo Van Bulck, and Frank Piessens. 2022. Mind the Gap: Studying the Insecurity of Provably Secure Embedded Trusted Execution Architectures. In S&P."},{"key":"e_1_3_2_1_18_1","volume-title":"Jo Van Bulck, and Frank Piessens","author":"Bognar Marton","year":"2023","unstructured":"Marton Bognar, Hans Winderix, Jo Van Bulck, and Frank Piessens. 2023. MicroProfiler: Principled Side-Channel Mitigation through Microarchitectural Profiling. In EuroS&P."},{"key":"e_1_3_2_1_19_1","volume-title":"Leonardo Querzoni, and Cristiano Giuffrida.","author":"Borrello Pietro","year":"2021","unstructured":"Pietro Borrello, Daniele Cono D'Elia, Leonardo Querzoni, and Cristiano Giuffrida. 2021. Constantine: Automatic Side-Channel Resistance Using Efficient Control and Data Flow Linearization. In CCS."},{"key":"e_1_3_2_1_20_1","unstructured":"Jo Van Bulck Nico Weichbrodt R\u00fcdiger Kapitza Frank Piessens and Raoul Strackx. 2017. Telling Your Secrets without Page Faults: Stealthy Page Table-Based Attacks on Enclaved Execution. In USENIX Security."},{"key":"e_1_3_2_1_21_1","volume-title":"Michael Schwarz, Moritz Lipp, Benjamin von","author":"Canella Claudio","year":"2019","unstructured":"Claudio Canella, Jo Van Bulck, Michael Schwarz, Moritz Lipp, Benjamin von Berg, Philipp Ortner, Frank Piessens, Dmitry Evtyushkin, and Daniel Gruss. 2019. A systematic evaluation of transient execution attacks and defenses. In USENIX Security."},{"key":"e_1_3_2_1_22_1","unstructured":"Boru Chen YingchenWang Pradyumna Shome ChristopherWFletcher David Kohlbrenner Riccardo Paccagnella and Daniel Genkin. 2024. GoFetch: Breaking constant-time cryptographic implementations using data memory-dependent prefetchers. In USENIX Security."},{"key":"e_1_3_2_1_23_1","volume-title":"PREFETCHX: Cross-Core Cache-Agnostic Prefetcher-Based Side-Channel Attacks. In HPCA.","author":"Chen Yun","year":"2024","unstructured":"Yun Chen, Ali Hajiabadi, Lingfeng Pei, and Trevor E Carlson. 2024. PREFETCHX: Cross-Core Cache-Agnostic Prefetcher-Based Side-Channel Attacks. In HPCA."},{"key":"e_1_3_2_1_24_1","volume-title":"Carlson","author":"Chen Yun","year":"2023","unstructured":"Yun Chen, Lingfeng Pei, and Trevor E. Carlson. 2023. AfterImage: Leaking Control Flow Data and Tracking Load Operations via the Hardware Prefetcher. In ASPLOS."},{"key":"e_1_3_2_1_25_1","volume-title":"Koen De Bosschere, and Bjorn De Sutter","author":"Coppens Bart","year":"2009","unstructured":"Bart Coppens, Ingrid Verbauwhede, Koen De Bosschere, and Bjorn De Sutter. 2009. Practical Mitigations for Timing-Based Side-Channel Attacks on Modern x86 Processors. In S&P."},{"key":"e_1_3_2_1_26_1","volume-title":"Leaky Frontends: Security Vulnerabilities in Processor Frontends. In HPCA.","author":"Deng Shuwen","year":"2022","unstructured":"Shuwen Deng, Bowen Huang, and Jakub Szefer. 2022. Leaky Frontends: Security Vulnerabilities in Processor Frontends. In HPCA."},{"key":"e_1_3_2_1_27_1","doi-asserted-by":"crossref","unstructured":"Shuwen Deng and Jakub Szefer. 2021. New Predictor-Based Attacks in Processors. In DAC.","DOI":"10.1109\/DAC18074.2021.9586089"},{"key":"e_1_3_2_1_28_1","doi-asserted-by":"crossref","unstructured":"Florian Dewald Heiko Mantel and Alexandra Weber. 2017. AVR Processors as a Platform for Language-Based Security. In ESORICS.","DOI":"10.1007\/978-3-319-66402-6_25"},{"key":"e_1_3_2_1_29_1","volume-title":"CONJUNCT: Learning Inductive Invariants to Prove Unbounded Instruction Safety Against Microarchitectural Timing Attacks. In S&P.","author":"Dinesh Sushant","year":"2024","unstructured":"Sushant Dinesh, Madhusudan Parthasarathy, and Christopher Fletcher. 2024. CONJUNCT: Learning Inductive Invariants to Prove Unbounded Instruction Safety Against Microarchitectural Timing Attacks. In S&P."},{"key":"e_1_3_2_1_30_1","doi-asserted-by":"crossref","unstructured":"Dmitry Evtyushkin Dmitry Ponomarev and Nael Abu-Ghazaleh. 2016. Jump over ASLR: Attacking branch predictors to bypass ASLR. In MICRO.","DOI":"10.1109\/MICRO.2016.7783743"},{"key":"e_1_3_2_1_31_1","volume-title":"ECE, and Dmitry Ponomarev.","author":"Evtyushkin Dmitry","year":"2018","unstructured":"Dmitry Evtyushkin, Ryan Riley, Nael CSE Abu-Ghazaleh, ECE, and Dmitry Ponomarev. 2018. BranchScope: A New Side-Channel Attack on Directional Branch Predictor. In ASPLOS."},{"key":"e_1_3_2_1_32_1","doi-asserted-by":"crossref","unstructured":"Stefan Gast Jonas Juffinger Lukas Maar Christoph Royer Andreas Kogler and Daniel Gruss. 2024. Remote Scheduler Contention Attacks. In FC.","DOI":"10.1007\/978-3-031-78676-1_21"},{"key":"e_1_3_2_1_33_1","volume-title":"SQUIP: Exploiting the Scheduler Queue Contention Side Channel. In S&P.","author":"Gast Stefan","year":"2023","unstructured":"Stefan Gast, Jonas Juffinger, Martin Schwarzl, Gururaj Saileshwar, Andreas Kogler, Simone Franza, Markus K\u00f6stl, and Daniel Gruss. 2023. SQUIP: Exploiting the Scheduler Queue Contention Side Channel. In S&P."},{"key":"e_1_3_2_1_34_1","volume-title":"A survey of microarchitectural timing attacks and countermeasures on contemporary hardware. Journal of Cryptographic Engineering","author":"Ge Qian","year":"2018","unstructured":"Qian Ge, Yuval Yarom, David Cock, and Gernot Heiser. 2018. A survey of microarchitectural timing attacks and countermeasures on contemporary hardware. Journal of Cryptographic Engineering (2018)."},{"key":"e_1_3_2_1_35_1","doi-asserted-by":"crossref","unstructured":"Antoine Geimer Math\u00e9o Vergnolle Fr\u00e9d\u00e9ric Recoules Lesly-Ann Daniel S\u00e9bastien Bardin and Cl\u00e9mentine Maurice. 2023. A Systematic Evaluation of Automated Tools for Side-Channel Vulnerabilities Detection in Cryptographic Libraries. In CCS.","DOI":"10.1145\/3576915.3623112"},{"key":"e_1_3_2_1_36_1","volume-title":"Goguen and Jos\u00e9 Meseguer","author":"Joseph","year":"1982","unstructured":"Joseph A. Goguen and Jos\u00e9 Meseguer. 1982. Security Policies and Security Models. In S&P. IEEE Computer Society, 11--20."},{"key":"e_1_3_2_1_37_1","unstructured":"Ben Gras Kaveh Razavi Herbert Bos and Cristiano Giuffrida. 2018. Translation Leak-aside Buffer: Defeating Cache Side-channel Protections with TLB Attacks. In USENIX Security."},{"key":"e_1_3_2_1_38_1","unstructured":"Daniel Gruss Julian Lettner Felix Schuster Olya Ohrimenko Istvan Haller and Manuel Costa. 2017. Strong and Efficient Cache Side-Channel Protection using Hardware Transactional Memory. In USENIX Security."},{"key":"e_1_3_2_1_39_1","doi-asserted-by":"crossref","unstructured":"Daniel Gruss Cl\u00e9mentine Maurice Anders Fogh Moritz Lipp and Stefan Mangard. 2016. Prefetch Side-Channel Attacks: Bypassing SMAP and Kernel ASLR. In CCS.","DOI":"10.1145\/2976749.2978356"},{"key":"e_1_3_2_1_40_1","doi-asserted-by":"crossref","unstructured":"Daniel Gruss Cl\u00e9mentine Maurice Klaus Wagner and Stefan Mangard. 2016. Flush+Flush: A Fast and Stealthy Cache Attack. In DIMVA.","DOI":"10.1007\/978-3-319-40667-1_14"},{"key":"e_1_3_2_1_41_1","doi-asserted-by":"crossref","unstructured":"Marco Guarnieri Boris K\u00f6pf Jan Reineke and Pepe Vila. 2021. Hardware-Software Contracts for Secure Speculation. In S&P.","DOI":"10.1109\/SP40001.2021.00036"},{"key":"e_1_3_2_1_42_1","volume-title":"Contract-Aware Secure Compilation. CoRR abs\/2012.14205","author":"Guarnieri Marco","year":"2020","unstructured":"Marco Guarnieri and Marco Patrignani. 2020. Contract-Aware Secure Compilation. CoRR abs\/2012.14205 (2020)."},{"key":"e_1_3_2_1_43_1","unstructured":"Marcus H\u00e4hnel Weidong Cui and Marcus Peinado. 2017. High-Resolution Side Channels for Untrusted Operating Systems. In USENIX ATC."},{"key":"e_1_3_2_1_44_1","volume-title":"For Safety's Sake: We Need a New Hardware-Software Contract! IEEE Des. Test 35.2","author":"Heiser Gernot","year":"2018","unstructured":"Gernot Heiser. 2018. For Safety's Sake: We Need a New Hardware-Software Contract! IEEE Des. Test 35.2 (2018)."},{"key":"e_1_3_2_1_45_1","unstructured":"John L Hennessy and David A Patterson. 2019. Computer architecture: a quantitative approach."},{"key":"e_1_3_2_1_46_1","unstructured":"Yao Hsiao Dominic P Mulligan Nikos Nikoleris Gustavo Petri and Caroline Trippel. 2022. Scalable assurance via verifiable hardware-software contracts. In OSCAR."},{"key":"e_1_3_2_1_47_1","volume-title":"Bluethunder: A 2-level Directional Predictor Based Side-Channel Attack against SGX. CHES","author":"Huo Tianlin","year":"2019","unstructured":"Tianlin Huo, Xiaoni Meng, Wenhao Wang, Chunliang Hao, Pei Zhao, Jian Zhai, and Mingshu Li. 2019. Bluethunder: A 2-level Directional Predictor Based Side-Channel Attack against SGX. CHES (2019)."},{"key":"e_1_3_2_1_48_1","unstructured":"Intel. 2017. Intel\u00ae 64 and IA32 Architectures Performance Monitoring Events."},{"key":"e_1_3_2_1_49_1","unstructured":"Intel. 2022. Data Operand Independent Timing Instruction Set Architecture (ISA) Guidance."},{"key":"e_1_3_2_1_50_1","volume-title":"Mohamed Sabt, Peter Schwabe, Gilles Barthe, Pierre-Alain Fouque, and Yasemin Acar.","author":"Jancar Jan","year":"2022","unstructured":"Jan Jancar, Marcel Fourn\u00e9, Daniel De Almeida Braga, Mohamed Sabt, Peter Schwabe, Gilles Barthe, Pierre-Alain Fouque, and Yasemin Acar. 2022. 'They're not that hard to mitigate': What Cryptographic Library Developers Think About Timing Attacks. In S&P."},{"key":"e_1_3_2_1_51_1","unstructured":"Joonsung Kim Hamin Jang Hunjun Lee Seungho Lee and Jangwoo Kim. 2021. UC-Check: Characterizing Micro-Operation Caches in X86 Processors and Implications in Security and Performance. In MICRO."},{"key":"e_1_3_2_1_52_1","doi-asserted-by":"crossref","unstructured":"Paul Kocher Joshua Jaffe and Benjamin Jun. 1999. Differential Power Analysis. In CRYPTO.","DOI":"10.1007\/3-540-48405-1_25"},{"key":"e_1_3_2_1_53_1","doi-asserted-by":"publisher","DOI":"10.1007\/s10207-007-0016-z"},{"key":"e_1_3_2_1_54_1","volume-title":"LLVM: A Compilation Framework for Lifelong Program Analysis & Transformation. In CGO.","author":"Lattner C.","year":"2004","unstructured":"C. Lattner and V. Adve. 2004. LLVM: A Compilation Framework for Lifelong Program Analysis & Transformation. In CGO."},{"key":"e_1_3_2_1_55_1","unstructured":"Sangho Lee Ming-Wei Shih Prasun Gera Taesoo Kim Hyesoon Kim and Marcus Peinado. 2017. Inferring Fine-grained Control Flow Inside SGX Enclaves with Branch Shadowing. In USENIX Security."},{"key":"e_1_3_2_1_56_1","doi-asserted-by":"crossref","unstructured":"Kevin M Lepak and Mikko H Lipasti. 2000. On the value locality of store instructions. In ISCA.","DOI":"10.1145\/339647.339678"},{"key":"e_1_3_2_1_57_1","unstructured":"Moritz Lipp Daniel Gruss and Michael Schwarz. 2022. AMD Prefetch Attacks through Power and Time. In USENIX Security."},{"key":"e_1_3_2_1_58_1","volume-title":"PLATYPUS: Software-based Power Side-Channel Attacks on x86. In S&P.","author":"Lipp Moritz","year":"2021","unstructured":"Moritz Lipp, Andreas Kogler, David Oswald, Michael Schwarz, Catherine Easdon, Claudio Canella, and Daniel Gruss. 2021. PLATYPUS: Software-based Power Side-Channel Attacks on x86. In S&P."},{"key":"e_1_3_2_1_59_1","unstructured":"Fangfei Liu Yuval Yarom Qian Ge Gernot Heiser and Ruby B Lee. 2015. Lastlevel cache side-channel attacks are practical. In S&P."},{"key":"e_1_3_2_1_60_1","unstructured":"Xiaoxuan Lou Tianwei Zhang Jun Jiang and Yinqian Zhang. 2021. A Survey of Microarchitectural Side-channel Vulnerabilities Attacks and Defenses in Cryptography. ACM Comput. Surv. (2021)."},{"key":"e_1_3_2_1_61_1","volume-title":"Nitta","author":"Lowe-Power Jason","year":"2018","unstructured":"Jason Lowe-Power, Venkatesh Akella, Matthew K. Farrens, Samuel T. King, and Christopher J. Nitta. 2018. Position Paper: A Case for Exposing Extra-Architectural State in the ISA. In HASP."},{"key":"e_1_3_2_1_62_1","volume-title":"More or Less. In Computer Security -- ESORICS","author":"Mantel Heiko","year":"2015","unstructured":"Heiko Mantel and Artem Starostin. 2015. Transforming Out Timing Leaks, More or Less. In Computer Security -- ESORICS 2015. 447--467."},{"key":"e_1_3_2_1_63_1","volume-title":"Memjam: A false dependency attack against constant-time crypto implementations. International Journal of Parallel Programming","author":"Moghimi Ahmad","year":"2019","unstructured":"Ahmad Moghimi, Jan Wichelmann, Thomas Eisenbarth, and Berk Sunar. 2019. Memjam: A false dependency attack against constant-time crypto implementations. International Journal of Parallel Programming (2019)."},{"key":"e_1_3_2_1_64_1","volume-title":"CopyCat: Controlled Instruction-Level Attacks on Enclaves. In 29th USENIX Security Symposium (USENIX Security 20)","author":"Moghimi Daniel","year":"2020","unstructured":"Daniel Moghimi, Jo Van Bulck, Nadia Heninger, Frank Piessens, and Berk Sunar. 2020. CopyCat: Controlled Instruction-Level Attacks on Enclaves. In 29th USENIX Security Symposium (USENIX Security 20)."},{"key":"e_1_3_2_1_65_1","volume-title":"Synthesizing Hardware-Software Leakage Contracts for RISC-V Open-Source Processors. arXiv","author":"Mohr Gideon","year":"2024","unstructured":"Gideon Mohr, Marco Guarnieri, and Jan Reineke. 2024. Synthesizing Hardware-Software Leakage Contracts for RISC-V Open-Source Processors. arXiv (2024)."},{"key":"e_1_3_2_1_66_1","doi-asserted-by":"crossref","unstructured":"David Molnar Matt Piotrowski David Schultz and David Wagner. 2005. The Program Counter Security Model: Automatic Detection and Removal of Control-Flow Side Channel Attacks. In ICISC.","DOI":"10.1007\/11734727_14"},{"key":"e_1_3_2_1_67_1","doi-asserted-by":"crossref","unstructured":"Nicholas Mosier Hanna Lachnitt Hamed Nemati and Caroline Trippel. 2022. Axiomatic Hardware-Software Contracts for Security. In ISCA.","DOI":"10.1145\/3470496.3527412"},{"key":"e_1_3_2_1_68_1","volume-title":"Daniel Gruss, and Frank Piessens.","author":"Murdock Kit","year":"2020","unstructured":"Kit Murdock, David Oswald, Flavio D. Garcia, Jo Van Bulck, Daniel Gruss, and Frank Piessens. 2020. Plundervolt: Software-based Fault Injection Attacks against Intel SGX. In S&P."},{"key":"e_1_3_2_1_69_1","doi-asserted-by":"crossref","unstructured":"Dag Arne Osvik Adi Shamir and Eran Tromer. 2006. Cache Attacks and Countermeasures: The Case of AES. In Topics in Cryptology -- CT-RSA.","DOI":"10.1007\/11605805_1"},{"key":"e_1_3_2_1_70_1","volume-title":"Fletcher","author":"Paccagnella Riccardo","year":"2021","unstructured":"Riccardo Paccagnella, Licheng Luo, and Christopher W. Fletcher. 2021. Lord of the Ring(s): Side Channel Attacks on the CPU On-Chip Ring Interconnect Are Practical. In USENIX Security."},{"key":"e_1_3_2_1_71_1","volume-title":"Syntax Highlighting Beyond Code Snippets. CoRR abs\/2001.11334","author":"Patrignani Marco","year":"2020","unstructured":"Marco Patrignani. 2020. Why Should Anyone use Colours? or, Syntax Highlighting Beyond Code Snippets. CoRR abs\/2001.11334 (2020)."},{"key":"e_1_3_2_1_72_1","unstructured":"Colin Percival. 2005. Cache missing for fun and profit."},{"key":"e_1_3_2_1_73_1","unstructured":"Peter Pessl Daniel Gruss Cl\u00e9mentine Maurice Michael Schwarz and Stefan Mangard. 2016. {DRAMA}: Exploiting {DRAM} Addressing for {Cross-CPU} Attacks. In USENIX security."},{"key":"e_1_3_2_1_74_1","doi-asserted-by":"crossref","unstructured":"Hern\u00e1n Ponce-de Le\u00f3n and Johannes Kinder. 2022. Cats vs. Spectre: An axiomatic approach to modeling speculative execution attacks. In S&P.","DOI":"10.1109\/SP46214.2022.9833774"},{"key":"e_1_3_2_1_75_1","volume-title":"Jan Tobias M\u00fchlberg, and Wouter Joosen","author":"Pouyanrad Sepideh","year":"2020","unstructured":"Sepideh Pouyanrad, Jan Tobias M\u00fchlberg, and Wouter Joosen. 2020. SCF-MSP: Static Detection of Side Channels in MSP430 Programs. In ARES."},{"key":"e_1_3_2_1_76_1","volume-title":"Frontal Attack: Leaking Control-Flow in SGX via the CPU Frontend. In USENIX Security.","author":"Puddu Ivan","year":"2021","unstructured":"Ivan Puddu, Moritz Schneider, Miro Haller, and Srdjan Capkun. 2021. Frontal Attack: Leaking Control-Flow in SGX via the CPU Frontend. In USENIX Security."},{"key":"e_1_3_2_1_77_1","doi-asserted-by":"crossref","unstructured":"Jean-Jacques Quisquater and David Samyde. 2001. ElectroMagnetic Analysis (EMA): Measures and Counter-measures for Smart Cards. In Smart Card Programming and Security.","DOI":"10.1007\/3-540-45418-7_17"},{"key":"e_1_3_2_1_78_1","volume-title":"Raccoon: Closing digital {Side-Channels} through obfuscated execution. In USENIX Security.","author":"Rane Ashay","year":"2015","unstructured":"Ashay Rane, Calvin Lin, and Mohit Tiwari. 2015. Raccoon: Closing digital {Side-Channels} through obfuscated execution. In USENIX Security."},{"key":"e_1_3_2_1_79_1","doi-asserted-by":"crossref","unstructured":"Xida Ren Logan Moody Mohammadkazem Taram Matthew Jordan Dean M. Tullsen and Ashish Venkat. 2021. I See Dead uops: Leaking Secrets via Intel\/AMD Micro-Op Caches. In ISCA.","DOI":"10.1109\/ISCA52012.2021.00036"},{"key":"e_1_3_2_1_80_1","doi-asserted-by":"crossref","unstructured":"Thomas Rokicki Cl\u00e9mentine Maurice Marina Botvinnik and Yossi Oren. 2022. Port Contention Goes Portable: Port Contention Side Channels inWeb Browsers. In Asia CCS.","DOI":"10.1145\/3488932.3517411"},{"key":"e_1_3_2_1_81_1","volume-title":"Fletcher","author":"Sanchez Vicarte Jose Rodrigo","year":"2021","unstructured":"Jose Rodrigo Sanchez Vicarte, Pradyumna Shome, Nandeeka Nayak, Caroline Trippel, Adam Morrison, David Kohlbrenner, and Christopher W. Fletcher. 2021. Opening Pandora's Box: A Systematic Study of New Ways Microarchitecture Can Leak Private Data. In ISCA."},{"key":"e_1_3_2_1_82_1","volume-title":"Dokeun Kwon, Ji Hoon Jeong, and Junbeom Hur.","author":"Shin Youngjoo","year":"2018","unstructured":"Youngjoo Shin, Hyung Chan Kim, Dokeun Kwon, Ji Hoon Jeong, and Junbeom Hur. 2018. Unveiling Hardware-Based Data Prefetcher, a Hidden Source of Information Leakage. In CCS."},{"key":"e_1_3_2_1_83_1","doi-asserted-by":"crossref","unstructured":"Luigi Soares Michael Canesche and Fernando Magno Quint\u00e3o Pereira. 2023. Side-channel Elimination via Partial Control-flow Linearization. ACM Trans. Program. Lang. Syst. (2023).","DOI":"10.1145\/3594736"},{"key":"e_1_3_2_1_84_1","doi-asserted-by":"crossref","unstructured":"Dean Sullivan Orlando Arias Travis Meade and Yier Jin. 2018. Microarchitectural Minefields: 4K-Aliasing Covert Channel and Multi-Tenant Detection in Iaas Clouds.. In NDSS.","DOI":"10.14722\/ndss.2018.23221"},{"key":"e_1_3_2_1_85_1","volume-title":"Thwarting code-reuse and side-channel attacks in embedded systems. arXiv","author":"Tsoupidi Rodothea Myrsini","year":"2023","unstructured":"Rodothea Myrsini Tsoupidi, Elena Troubitsyna, and Panagiotis Papadimitratos. 2023. Thwarting code-reuse and side-channel attacks in embedded systems. arXiv (2023)."},{"key":"e_1_3_2_1_86_1","volume-title":"Nemesis: Studying Microarchitectural Timing Leaks in Rudimentary CPU Interrupt Logic. In CCS.","author":"Bulck Jo Van","year":"2018","unstructured":"Jo Van Bulck, Frank Piessens, and Raoul Strackx. 2018. Nemesis: Studying Microarchitectural Timing Leaks in Rudimentary CPU Interrupt Logic. In CCS."},{"key":"e_1_3_2_1_87_1","unstructured":"Daan Vanoverloop Hans Winderix Lesly-Ann Daniel and Frank Piessens. 2024. Compiler Support for Control-Flow Linearization Using Architectural Mimicry. (2024)."},{"key":"e_1_3_2_1_88_1","volume-title":"Gunter","author":"Wang Wenhao","year":"2017","unstructured":"Wenhao Wang, Guoxing Chen, Xiaorui Pan, Yinqian Zhang, XiaoFeng Wang, Vincent Bindschaedler, Haixu Tang, and Carl A. Gunter. 2017. Leaky Cauldron on the Dark Land: Understanding Memory Side-Channel Hazards in SGX. In CCS."},{"key":"e_1_3_2_1_89_1","doi-asserted-by":"crossref","unstructured":"Yao Wang Andrew Ferraiuolo and G. Edward Suh. 2014. Timing channel protection for a shared memory controller. In HPCA.","DOI":"10.1109\/HPCA.2014.6835934"},{"key":"e_1_3_2_1_90_1","unstructured":"Zhenghong Wang and Ruby B Lee. 2006. Covert and side channels due to processor architecture. In ACSAC."},{"key":"e_1_3_2_1_91_1","doi-asserted-by":"publisher","DOI":"10.5281\/zenodo.12786159"},{"key":"e_1_3_2_1_92_1","volume-title":"Libra: Architectural Support For Principled, Secure And Efficient Balanced Execution On High-End Processors (Extended Version). arXiv:2409.03743 [cs.CR]","author":"Winderix Hans","year":"2024","unstructured":"Hans Winderix, Marton Bognar, Lesly-Ann Daniel, and Frank Piessens. 2024. Libra: Architectural Support For Principled, Secure And Efficient Balanced Execution On High-End Processors (Extended Version). arXiv:2409.03743 [cs.CR]"},{"key":"e_1_3_2_1_93_1","volume-title":"Architectural Mimicry: Innovative Instructions to Efficiently Address Control-Flow Leakage in Data-Oblivious Programs. In S&P.","author":"Winderix Hans","year":"2024","unstructured":"Hans Winderix, Marton Bognar, Job Noorman, Lesly-Ann Daniel, and Frank Piessens. 2024. Architectural Mimicry: Innovative Instructions to Efficiently Address Control-Flow Leakage in Data-Oblivious Programs. In S&P."},{"key":"e_1_3_2_1_94_1","volume-title":"Jan Tobias M\u00fchlberg, and Frank Piessens","author":"Winderix Hans","year":"2021","unstructured":"Hans Winderix, Jan Tobias M\u00fchlberg, and Frank Piessens. 2021. Compiler-Assisted Hardening of Embedded Software Against Interrupt Latency Side-Channel Attacks. In EuroS&P."},{"key":"e_1_3_2_1_95_1","unstructured":"Meng Wu Shengjian Guo Patrick Schaumont and Chao Wang. 2018. Eliminating Timing Side-Channel Leaks Using Program Repair. In ISSTA."},{"key":"e_1_3_2_1_96_1","doi-asserted-by":"publisher","DOI":"10.1109\/TNET.2014.2304439"},{"key":"e_1_3_2_1_97_1","volume-title":"Controlled-Channel Attacks: Deterministic Side Channels for Untrusted Operating Systems. In 2015 IEEE Symposium on Security and Privacy.","author":"Xu Yuanzhong","year":"2015","unstructured":"Yuanzhong Xu, Weidong Cui, and Marcus Peinado. 2015. Controlled-Channel Attacks: Deterministic Side Channels for Untrusted Operating Systems. In 2015 IEEE Symposium on Security and Privacy."},{"key":"e_1_3_2_1_98_1","unstructured":"Yuval Yarom and Katrina Falkner. 2014. FLUSH+RELOAD: A High Resolution Low Noise L3 Cache Side-Channel Attack. In USENIX Security."},{"key":"e_1_3_2_1_99_1","volume-title":"CacheBleed: a timing attack on OpenSSL constant-time RSA. J. of Cryptographic Engineering","author":"Yarom Yuval","year":"2017","unstructured":"Yuval Yarom, Daniel Genkin, and Nadia Heninger. 2017. CacheBleed: a timing attack on OpenSSL constant-time RSA. J. of Cryptographic Engineering (2017)."},{"key":"e_1_3_2_1_100_1","volume-title":"Mohamad El Hajj, and Christopher W. Fletcher","author":"Yu Jiyong","year":"2019","unstructured":"Jiyong Yu, Lucas Hsiung, Mohamad El Hajj, and Christopher W. Fletcher. 2019. Data Oblivious ISA Extensions for Side Channel-Resistant and High Performance Computing. In NDSS."},{"key":"e_1_3_2_1_101_1","unstructured":"Jiyong Yu Trent Jaeger and Christopher Wardlaw Fletcher. 2023. All Your PC Are Belong to Us: Exploiting Non-Control-Transfer Instruction BTB Updates for Dynamic PC Extraction. In ISCA."},{"key":"e_1_3_2_1_102_1","unstructured":"Zhiyuan Zhang Mingtian Tao Sioli O'Connell Chitchanok Chuengsatiansup Daniel Genkin and Yuval Yarom. 2023. {BunnyHop}: Exploiting the Instruction Prefetcher. In USENIX Security."}],"event":{"name":"CCS '24: ACM SIGSAC Conference on Computer and Communications Security","location":"Salt Lake City UT USA","acronym":"CCS '24","sponsor":["SIGSAC ACM Special Interest Group on Security, Audit, and Control"]},"container-title":["Proceedings of the 2024 on ACM SIGSAC Conference on Computer and Communications Security"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3658644.3690319","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/3658644.3690319","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,8,22]],"date-time":"2025-08-22T06:08:00Z","timestamp":1755842880000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3658644.3690319"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2024,12,2]]},"references-count":102,"alternative-id":["10.1145\/3658644.3690319","10.1145\/3658644"],"URL":"https:\/\/doi.org\/10.1145\/3658644.3690319","relation":{},"subject":[],"published":{"date-parts":[[2024,12,2]]},"assertion":[{"value":"2024-12-09","order":3,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}