{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,2,20]],"date-time":"2026-02-20T18:50:08Z","timestamp":1771613408495,"version":"3.50.1"},"reference-count":39,"publisher":"Association for Computing Machinery (ACM)","issue":"4","license":[{"start":{"date-parts":[[2024,6,21]],"date-time":"2024-06-21T00:00:00Z","timestamp":1718928000000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"funder":[{"DOI":"10.13039\/501100001809","name":"National Natural Science Foundation of China","doi-asserted-by":"crossref","award":["62032019"],"award-info":[{"award-number":["62032019"]}],"id":[{"id":"10.13039\/501100001809","id-type":"DOI","asserted-by":"crossref"}]},{"name":"Natural Science Foundation Project of CQ CSTC","award":["2022NSCQ-MSX0789"],"award-info":[{"award-number":["2022NSCQ-MSX0789"]}]}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":["ACM Trans. Des. Autom. Electron. Syst."],"published-print":{"date-parts":[[2024,7,31]]},"abstract":"<jats:p>\n            Considering 3D NAND flash has a new property of\n            <jats:italic>process variation (PV)<\/jats:italic>\n            , which causes different raw bit error rates (RBER) among different layers of the flash block. This article builds a mathematical model for estimating the retention errors of flash cells, by considering the factor of\n            <jats:italic>layer-to-layer PV<\/jats:italic>\n            in 3D NAND flash memory, as well as the factors of program\/erase (P\/E) cycle and retention time of data. Then, it proposes classifying the layers of flash block in 3D NAND flash memory into profitable and unprofitable categories, according to the error correction overhead. After understanding the retention error variation of different layers in 3D NAND flash, we design a mechanism of data placement, which maps the write data onto a suitable layer of flash block, according to the data hotness and the error correction overhead of layers, to boost read performance of 3D NAND flash. The experimental results demonstrate that our proposed retention error estimation model can yield a\n            <jats:italic>\n              R\n              <jats:sup>2<\/jats:sup>\n            <\/jats:italic>\n            value of\n            <jats:monospace>0.966<\/jats:monospace>\n            on average, verifying the accuracy of the model. Based on the estimated retention error rates of layers, the proposed data placement mechanism can noticeably reduce the read latency by\n            <jats:monospace>29.8<\/jats:monospace>\n            % on average, compared with state-of-the-art methods against retention errors for 3D NAND flash memory.\n          <\/jats:p>","DOI":"10.1145\/3659101","type":"journal-article","created":{"date-parts":[[2024,4,16]],"date-time":"2024-04-16T15:49:38Z","timestamp":1713282578000},"page":"1-24","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":7,"title":["Modeling Retention Errors of 3D NAND Flash for Optimizing Data Placement"],"prefix":"10.1145","volume":"29","author":[{"ORCID":"https:\/\/orcid.org\/0009-0004-2191-3041","authenticated-orcid":false,"given":"Huan","family":"Tian","sequence":"first","affiliation":[{"name":"College of Computer and Information Science, Southwest University, Chongqing, China"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-5967-8487","authenticated-orcid":false,"given":"Jiewen","family":"Tang","sequence":"additional","affiliation":[{"name":"Southwest University, Chongqing, China"}]},{"ORCID":"https:\/\/orcid.org\/0000-0001-5235-6496","authenticated-orcid":false,"given":"Jun","family":"Li","sequence":"additional","affiliation":[{"name":"Southwest University, Chongqing, China"}]},{"ORCID":"https:\/\/orcid.org\/0000-0001-7242-6287","authenticated-orcid":false,"given":"Zhibing","family":"Sha","sequence":"additional","affiliation":[{"name":"Southwest University, Chongqing, China"}]},{"ORCID":"https:\/\/orcid.org\/0000-0003-2172-0608","authenticated-orcid":false,"given":"Fan","family":"Yang","sequence":"additional","affiliation":[{"name":"College of Computer and Information Science, Southwest University, Chongqing, China"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-8406-8461","authenticated-orcid":false,"given":"Zhigang","family":"Cai","sequence":"additional","affiliation":[{"name":"Southwest University, Chongqing, China"}]},{"ORCID":"https:\/\/orcid.org\/0000-0001-6149-6650","authenticated-orcid":false,"given":"Jianwei","family":"Liao","sequence":"additional","affiliation":[{"name":"College of Computer and Information Science, Southwest University, Chongqing, China"}]}],"member":"320","published-online":{"date-parts":[[2024,6,21]]},"reference":[{"key":"e_1_3_2_2_2","first-page":"49","volume-title":"Proceedings of the 2017 IEEE International Symposium on High Performance Computer Architecture","author":"Cai Yu","year":"2017","unstructured":"Yu Cai, Saugata Ghose, Yixin Luo, Ken Mai, Onur Mutlu, and Erich F. Haratsch. 2017. Vulnerabilities in MLC NAND flash memory programming: Experimental analysis, exploits, and mitigation techniques. In Proceedings of the 2017 IEEE International Symposium on High Performance Computer Architecture. IEEE, 49\u201360."},{"key":"e_1_3_2_3_2","first-page":"94","volume-title":"Proceedings of the 2012 IEEE 30th International Conference on Computer Design","author":"Cai Yu","year":"2012","unstructured":"Yu Cai, Gulay Yalcin, Onur Mutlu, Erich F. Haratsch, Adrian Cristal, Osman S. Unsal, and Ken Mai. 2012. Flash correct-and-refresh: Retention-aware error management for increased flash memory lifetime. In Proceedings of the 2012 IEEE 30th International Conference on Computer Design. IEEE, 94\u2013101."},{"key":"e_1_3_2_4_2","first-page":"1","volume-title":"Proceedings of the 2018 14th IEEE International Conference on Solid-State and Integrated Circuit Technology","author":"Cao Rui","year":"2018","unstructured":"Rui Cao, Jixuan Wu, Wenjing Yang, Yuan Li, and Jiezhi Chen. 2018. Error bit distributions in triple-level cell three-dimensional (3D) NAND flash memory. In Proceedings of the 2018 14th IEEE International Conference on Solid-State and Integrated Circuit Technology. IEEE, 1\u20133."},{"key":"e_1_3_2_5_2","first-page":"1","volume-title":"Proceedings of the 2018 14th IEEE International Conference on Solid-State and Circuit Technology","author":"Chen Jiezhi","year":"2018","unstructured":"Jiezhi Chen. 2018. On the reliability of charge-trap (CT) type three-dimensional (3D) NAND flash memory. In Proceedings of the 2018 14th IEEE International Conference on Solid-State and Circuit Technology. IEEE, 1\u20133."},{"key":"e_1_3_2_6_2","doi-asserted-by":"publisher","DOI":"10.7717\/peerj-cs.623"},{"key":"e_1_3_2_7_2","first-page":"1","volume-title":"Proceedings of the 2016 IEEE Symposium on VLSI Technology","year":"2016","unstructured":"Bongsik Choi, Sang Hyun Jang, Jinsu Yoon, Juhee Lee, Minsu Jeon, Yongwoo Lee, Jungmin Han, Jieun Lee, Dong Myong Kim, Dae Hwan Kim, Lim Chan, Park Sungkye, and Choi Sung-Jin. 2016. Comprehensive evaluation of early retention (fast charge loss within a few seconds) characteristics in tube-type 3-D NAND flash memory. In Proceedings of the 2016 IEEE Symposium on VLSI Technology. IEEE, 1\u20132."},{"issue":"1","key":"e_1_3_2_8_2","first-page":"1","article-title":"Improving LDPC decoding performance for 3D TLC NAND flash by LLR optimization scheme for hard and soft decision","volume":"27","author":"Cui Lanlan","year":"2021","unstructured":"Lanlan Cui, Fei Wu, Xiaojian Liu, Meng Zhang, Renzhi Xiao, and Changsheng Xie. 2021. Improving LDPC decoding performance for 3D TLC NAND flash by LLR optimization scheme for hard and soft decision. ACM Transactions on Design Automation of Electronic Systems 27, 1 (2021), 1\u201320.","journal-title":"ACM Transactions on Design Automation of Electronic Systems"},{"issue":"1","key":"e_1_3_2_9_2","first-page":"83","article-title":"Minimizing retention induced refresh through exploiting process variation of flash memory","volume":"68","author":"Di Yejia","year":"2018","unstructured":"Yejia Di, Liang Shi, Congming Gao, Qiao Li, Chun Jason Xue, and Kaijie Wu. 2018. Minimizing retention induced refresh through exploiting process variation of flash memory. IEEE Transactions on Computers 68, 1 (2018), 83\u201398.","journal-title":"IEEE Transactions on Computers"},{"issue":"3","key":"e_1_3_2_10_2","first-page":"25","article-title":"Towards LDPC read performance of 3D flash memories with layer-induced error characteristics","volume":"28","author":"Du Yajuan","year":"2023","unstructured":"Yajuan Du, Siyi Huang, Yao Zhou, and Qiao Li. 2023. Towards LDPC read performance of 3D flash memories with layer-induced error characteristics. ACM Transactions on Design Automation of Electronic Systems 28, 3 (2023), 25.","journal-title":"ACM Transactions on Design Automation of Electronic Systems"},{"key":"e_1_3_2_11_2","first-page":"1","volume-title":"Proceedings of the 54th Annual Design Automation Conference","author":"Du Yajuan","year":"2017","unstructured":"Yajuan Du, Qiao Li, Liang Shi, Deqing Zou, Hai Jin, and Chun Jason Xue. 2017. Reducing LDPC soft sensing latency by lightweight data refresh for flash read performance improvement. In Proceedings of the 54th Annual Design Automation Conference. 1\u20136."},{"key":"e_1_3_2_12_2","first-page":"1","volume-title":"Proceedings of the 56th Annual Design Automation Conference","author":"Du Yajuan","year":"2019","unstructured":"Yajuan Du, Yao Zhou, Meng Zhang, Wei Liu, and Shengwu Xiong. 2019. Adapting layer RBERs variations of 3D flash memories via multi-granularity progressive LDPC reading. In Proceedings of the 56th Annual Design Automation Conference. 1\u20136."},{"issue":"7","key":"e_1_3_2_13_2","first-page":"1079","article-title":"An integrated approach for managing read disturbs in high-density NAND flash memory","volume":"35","author":"Ha Keonsoo","year":"2015","unstructured":"Keonsoo Ha, Jaeyong Jeong, and Jihong Kim. 2015. An integrated approach for managing read disturbs in high-density NAND flash memory. IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems 35, 7 (2015), 1079\u20131091.","journal-title":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems"},{"key":"e_1_3_2_14_2","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2012.60"},{"issue":"1","key":"e_1_3_2_15_2","first-page":"1","article-title":"Mitigating negative impacts of read disturb in SSDs","volume":"26","author":"Li Jun","year":"2020","unstructured":"Jun Li, Bowen Huang, Zhibing Sha, Zhigang Cai, Jianwei Liao, Balazs Gerofi, and Yutaka Ishikawa. 2020. Mitigating negative impacts of read disturb in SSDs. ACM Transactions on Design Automation of Electronic Systems 26, 1 (2020), 1\u201324.","journal-title":"ACM Transactions on Design Automation of Electronic Systems"},{"key":"e_1_3_2_16_2","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2019.2959318"},{"key":"e_1_3_2_17_2","first-page":"681","volume-title":"ACM Transactions on Design Automation of Electronic Systems 2017 IEEE International Conference on Computer Design","author":"Li Qiao","year":"2017","unstructured":"Qiao Li, Liang Shi, Yejia Di, Yajuan Du, Chun J Xue, and HM Edwin. 2017. Exploiting process variation for read performance improvement on LDPC based flash memory storage systems. In ACM Transactions on Design Automation of Electronic Systems 2017 IEEE International Conference on Computer Design. IEEE, 681\u2013684."},{"key":"e_1_3_2_18_2","doi-asserted-by":"publisher","DOI":"10.1145\/3465332.3470877"},{"key":"e_1_3_2_19_2","doi-asserted-by":"publisher","DOI":"10.1145\/3495254"},{"key":"e_1_3_2_20_2","first-page":"1","volume-title":"Proceedings of the 2023 IEEE International Symposium on Circuits and Systems","author":"Liao Jianwei","year":"2023","unstructured":"Jianwei Liao, Jiewen Tang, Jun Li, Junhao Luo, Chenqi Xiao, Zhigang Cai, and Lei Chen. 2023. Modeling retention errors on modern 3D-flash products. In Proceedings of the 2023 IEEE International Symposium on Circuits and Systems. IEEE, 1\u20135."},{"issue":"7","key":"e_1_3_2_21_2","doi-asserted-by":"crossref","first-page":"1794","DOI":"10.1109\/TCSI.2015.2423798","article-title":"Byte-reconfigurable LDPC codec design with application to high-performance ECC of NAND flash memory systems","volume":"62","author":"Lin Yu-Min","year":"2015","unstructured":"Yu-Min Lin, Huai-Ting Li, Ming-Han Chung, and An-Yeu Wu. 2015. Byte-reconfigurable LDPC codec design with application to high-performance ECC of NAND flash memory systems. 2015 IEEE Transactions on Circuits and Systems I: Regular Papers 62, 7 (2015), 1794\u20131804.","journal-title":"2015 IEEE Transactions on Circuits and Systems I: Regular Papers"},{"key":"e_1_3_2_22_2","first-page":"426","volume-title":"Proceedings of the 2021 IEEE International Symposium on High-Performance Computer Architecture","author":"Liu Chun-Yi","year":"2021","unstructured":"Chun-Yi Liu, Yunju Lee, Wonil Choi, Myoungsoo Jung, Mahmut Taylan Kandemir, and Chita Das. 2021. GSSA: A resource allocation scheme customized for 3D NAND SSDs. In Proceedings of the 2021 IEEE International Symposium on High-Performance Computer Architecture. IEEE, 426\u2013439."},{"issue":"10","key":"e_1_3_2_23_2","first-page":"00","article-title":"Optimizing NAND flash-based SSDs via retention relaxation","volume":"11","author":"Liu Ren-Shuo","year":"2012","unstructured":"Ren-Shuo Liu, Chia-Lin Yang, and Wei Wu. 2012. Optimizing NAND flash-based SSDs via retention relaxation. Target 11, 10 (2012), 00.","journal-title":"Target"},{"key":"e_1_3_2_24_2","first-page":"312","volume-title":"Proceedings of the 2019 Design, Automation and Test in Europe Conference and Exhibition","author":"Liu Weihua","year":"2019","unstructured":"Weihua Liu, Fei Wu, Meng Zhang, Yifei Wang, Zhonghai Lu, Xiangfeng Lu, and Changsheng Xie. 2019. Characterizing the reliability and threshold voltage shifting of 3D charge trap NAND flash. In Proceedings of the 2019 Design, Automation and Test in Europe Conference and Exhibition. IEEE, 312\u2013315."},{"key":"e_1_3_2_25_2","doi-asserted-by":"publisher","DOI":"10.1109\/MSST.2015.7208284"},{"key":"e_1_3_2_26_2","doi-asserted-by":"publisher","DOI":"10.1145\/3224432"},{"key":"e_1_3_2_27_2","doi-asserted-by":"publisher","DOI":"10.1109\/JPROC.2017.2725738"},{"key":"e_1_3_2_28_2","doi-asserted-by":"publisher","DOI":"10.1145\/1416944.1416949"},{"key":"e_1_3_2_29_2","first-page":"1","volume-title":"Proceedings of the 2012 IEEE International Symposium on High-Performance Comp Architecture","author":"Pan Yangyang","year":"2012","unstructured":"Yangyang Pan, Guiqiang Dong, Qi Wu, and Tong Zhang. 2012. Quasi-nonvolatile SSD: Trading flash memory nonvolatility to improve storage system performance for enterprise applications. In Proceedings of the 2012 IEEE International Symposium on High-Performance Comp Architecture. IEEE, 1\u201310."},{"key":"e_1_3_2_30_2","first-page":"1","volume-title":"Proceedings of the 2019 19th Non-Volatile Memory Technology Symposium","author":"Papandreou Nikolaos","year":"2019","unstructured":"Nikolaos Papandreou, Nikolas Ioannou, Thomas Parnell, Roman Pletka, Milos Stanisavljevic, Radu Stoica, Sasa Tomic, and Haralampos Pozidis. 2019. Reliability of 3D NAND flash memory with a focus on read voltage calibration from a system aspect. In Proceedings of the 2019 19th Non-Volatile Memory Technology Symposium. IEEE, 1\u20134."},{"key":"e_1_3_2_31_2","first-page":"1","volume-title":"Proceedings of the 2015 31st Symposium on Mass Storage Systems and Technologies","author":"Park Heejin","year":"2015","unstructured":"Heejin Park, Jaeho Kim, Jongmoo Choi, Donghee Lee, and Sam H. Noh. 2015. Incremental redundancy to reduce data retention errors in flash-based SSDs. In Proceedings of the 2015 31st Symposium on Mass Storage Systems and Technologies. IEEE, 1\u201313."},{"issue":"3","key":"e_1_3_2_32_2","first-page":"1183","article-title":"Characterization of inter-cell interference in 3D NAND flash memory","volume":"68","author":"Park Suk Kwang","year":"2021","unstructured":"Suk Kwang Park and Jaekyun Moon. 2021. Characterization of inter-cell interference in 3D NAND flash memory. 2021 IEEE Transactions on Circuits and Systems I: Regular Papers 68, 3 (2021), 1183\u20131192.","journal-title":"2021 IEEE Transactions on Circuits and Systems I: Regular Papers"},{"issue":"11","key":"e_1_3_2_33_2","doi-asserted-by":"crossref","first-page":"1903","DOI":"10.1109\/TVLSI.2021.3113980","article-title":"A small ripple and high-efficiency wordline voltage generator for 3-D NAND flash memories","volume":"29","author":"Wang Qianqian","year":"2021","unstructured":"Qianqian Wang, Fei Liu, Cece Huang, Qianhui Li, and Zongliang Huo. 2021. A small ripple and high-efficiency wordline voltage generator for 3-D NAND flash memories. IEEE Transactions on Very Large Scale Integration Systems 29, 11 (2021), 1903\u20131911.","journal-title":"IEEE Transactions on Very Large Scale Integration Systems"},{"key":"e_1_3_2_34_2","first-page":"1","volume-title":"Proceedings of the 2015 31st Symposium on Mass Storage Systems and Technologies .","author":"Wang Wei","year":"2015","unstructured":"Wei Wang, Tao Xie, Antoine Khoueir, and Youngpil Kim. 2015. Reducing MLC flash memory retention errors through programming initial step only. In Proceedings of the 2015 31st Symposium on Mass Storage Systems and Technologies .IEEE, 1\u20138."},{"key":"e_1_3_2_35_2","doi-asserted-by":"publisher","DOI":"10.1145\/3446771"},{"key":"e_1_3_2_36_2","first-page":"381","volume-title":"Proceedings of the 2018 IEEE 36th International Conference on Computer Design","author":"Wu Fei","year":"2018","unstructured":"Fei Wu, Yue Zhu, Qin Xiong, Zhonghai Lu, You Zhou, Weizhen Kong, and Changsheng Xie. 2018. Characterizing 3D charge trap NAND flash: Observations, analyses and applications. In Proceedings of the 2018 IEEE 36th International Conference on Computer Design. IEEE, 381\u2013388."},{"key":"e_1_3_2_37_2","doi-asserted-by":"publisher","DOI":"10.1145\/3162616"},{"key":"e_1_3_2_38_2","doi-asserted-by":"publisher","DOI":"10.5555\/3488733.3488740"},{"issue":"4","key":"e_1_3_2_39_2","first-page":"549","article-title":"A management scheme of multi-level retention-time queues for improving the endurance of flash-memory storage devices","volume":"69","author":"Yu David Kuang-Hui","year":"2019","unstructured":"David Kuang-Hui Yu and Jen-Wei Hsieh. 2019. A management scheme of multi-level retention-time queues for improving the endurance of flash-memory storage devices. IEEE Transactions on Computers 69, 4 (2019), 549\u2013562.","journal-title":"IEEE Transactions on Computers"},{"key":"e_1_3_2_40_2","doi-asserted-by":"publisher","DOI":"10.1109\/TED.2020.3030867"}],"container-title":["ACM Transactions on Design Automation of Electronic Systems"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3659101","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/3659101","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,18]],"date-time":"2025-06-18T23:44:14Z","timestamp":1750290254000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3659101"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2024,6,21]]},"references-count":39,"journal-issue":{"issue":"4","published-print":{"date-parts":[[2024,7,31]]}},"alternative-id":["10.1145\/3659101"],"URL":"https:\/\/doi.org\/10.1145\/3659101","relation":{},"ISSN":["1084-4309","1557-7309"],"issn-type":[{"value":"1084-4309","type":"print"},{"value":"1557-7309","type":"electronic"}],"subject":[],"published":{"date-parts":[[2024,6,21]]},"assertion":[{"value":"2023-09-28","order":0,"name":"received","label":"Received","group":{"name":"publication_history","label":"Publication History"}},{"value":"2024-04-08","order":1,"name":"accepted","label":"Accepted","group":{"name":"publication_history","label":"Publication History"}},{"value":"2024-06-21","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}