{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,5,12]],"date-time":"2026-05-12T16:52:32Z","timestamp":1778604752090,"version":"3.51.4"},"reference-count":73,"publisher":"Association for Computing Machinery (ACM)","issue":"3","license":[{"start":{"date-parts":[[2024,9,14]],"date-time":"2024-09-14T00:00:00Z","timestamp":1726272000000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/creativecommons.org\/licenses\/by\/4.0\/"}],"funder":[{"name":"National Key Research and Development Program of China","award":["2022YFB4500303"],"award-info":[{"award-number":["2022YFB4500303"]}]},{"DOI":"10.13039\/501100001809","name":"National Natural Science Foundation of China","doi-asserted-by":"crossref","award":["62072198, 62332011, 62302178"],"award-info":[{"award-number":["62072198, 62332011, 62302178"]}],"id":[{"id":"10.13039\/501100001809","id-type":"DOI","asserted-by":"crossref"}]},{"DOI":"10.13039\/501100003819","name":"Natural Science Foundation of Hubei Province","doi-asserted-by":"crossref","award":["2021CFA037"],"award-info":[{"award-number":["2021CFA037"]}],"id":[{"id":"10.13039\/501100003819","id-type":"DOI","asserted-by":"crossref"}]},{"name":"Huawei","award":["YBN2021035018A7"],"award-info":[{"award-number":["YBN2021035018A7"]}]}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":["ACM Trans. Archit. Code Optim."],"published-print":{"date-parts":[[2024,9,30]]},"abstract":"<jats:p>\n            ReRAM-based\n            <jats:italic>Processing-In-Memory<\/jats:italic>\n            (PIM) architectures have been increasingly explored to accelerate various\n            <jats:italic>Deep Neural Network<\/jats:italic>\n            (DNN) applications because they can achieve extremely high performance and energy-efficiency for in-situ analog\n            <jats:italic>Matrix-Vector Multiplication<\/jats:italic>\n            (MVM) operations. However, since ReRAM crossbar arrays\u2019 peripheral circuits\u2013\n            <jats:italic>analog-to-digital converters<\/jats:italic>\n            (ADCs) often feature high latency and low area efficiency, AD conversion has become a performance bottleneck of in-situ analog MVMs. Moreover, since each crossbar array is tightly coupled with very limited ADCs in current ReRAM-based PIM architectures, the scarce ADC resource is often underutilized.\n          <\/jats:p>\n          <jats:p>\n            In this article, we propose ReHarvest, an ADC-crossbar decoupled architecture to improve the utilization of ADC resource. Particularly, we design a many-to-many mapping structure between crossbars and ADCs to share all ADCs in a tile as a resource pool, and thus one crossbar array can harvest much more ADCs to parallelize the AD conversion for each MVM operation. Moreover, we propose a\n            <jats:italic>multi-tile matrix mapping<\/jats:italic>\n            (MTMM) scheme to further improve the ADC utilization across multiple tiles by enhancing data parallelism. To support fine-grained data dispatching for the MTMM, we also design a bus-based interconnection network to multicast input vectors among multiple tiles, and thus eliminate data redundancy and potential network congestion during multicasting. Extensive experimental results show that ReHarvest can improve the ADC utilization by 3.2\u00d7, and achieve 3.5\u00d7 performance speedup while reducing the ReRAM resource consumption by 3.1\u00d7 on average compared with the state-of-the-art PIM architecture\u2013FORMS.\n          <\/jats:p>","DOI":"10.1145\/3659208","type":"journal-article","created":{"date-parts":[[2024,4,17]],"date-time":"2024-04-17T12:12:47Z","timestamp":1713355967000},"page":"1-26","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":7,"title":["ReHarvest: An ADC Resource-Harvesting Crossbar Architecture for ReRAM-Based DNN Accelerators"],"prefix":"10.1145","volume":"21","author":[{"ORCID":"https:\/\/orcid.org\/0000-0002-7697-9513","authenticated-orcid":false,"given":"Jiahong","family":"Xu","sequence":"first","affiliation":[{"name":"Huazhong University of Science and Technology, Wuhan, China"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0003-4290-1408","authenticated-orcid":false,"given":"Haikun","family":"Liu","sequence":"additional","affiliation":[{"name":"Huazhong University of Science and Technology, Wuhan, China"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-3950-3209","authenticated-orcid":false,"given":"Zhuohui","family":"Duan","sequence":"additional","affiliation":[{"name":"Huazhong University of Science and Technology, Wuhan, China"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0001-6302-813X","authenticated-orcid":false,"given":"Xiaofei","family":"Liao","sequence":"additional","affiliation":[{"name":"Huazhong University of Science and Technology, Wuhan, China"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-3934-7605","authenticated-orcid":false,"given":"Hai","family":"Jin","sequence":"additional","affiliation":[{"name":"Huazhong University of Science and Technology, Wuhan, China"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0009-0001-7486-0471","authenticated-orcid":false,"given":"Xiaokang","family":"Yang","sequence":"additional","affiliation":[{"name":"Huazhong University of Science and Technology, Wuhan, China"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-8710-4472","authenticated-orcid":false,"given":"Huize","family":"Li","sequence":"additional","affiliation":[{"name":"Huazhong University of Science and Technology, Wuhan, China"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0003-1941-2657","authenticated-orcid":false,"given":"Cong","family":"Liu","sequence":"additional","affiliation":[{"name":"Huazhong University of Science and Technology, Wuhan, China"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0003-2589-0073","authenticated-orcid":false,"given":"Fubing","family":"Mao","sequence":"additional","affiliation":[{"name":"Huazhong University of Science and Technology, Wuhan, China"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0003-0718-8045","authenticated-orcid":false,"given":"Yu","family":"Zhang","sequence":"additional","affiliation":[{"name":"Huazhong University of Science and Technology, Wuhan, China"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"320","published-online":{"date-parts":[[2024,9,14]]},"reference":[{"key":"e_1_3_1_2_2","unstructured":"Krizhevsky Alex. 2009. CIFAR-10 and CIFAR-100 Datasets. (2009). Retrieved January 5 2024 from https:\/\/www.cs.toronto.edu\/kriz\/cifar.html"},{"key":"e_1_3_1_3_2","doi-asserted-by":"publisher","DOI":"10.1109\/4.823443"},{"key":"e_1_3_1_4_2","volume-title":"Proceedings of the 50th Annual International Symposium on Computer Architecture (ISCA)","author":"Andrulis Tanner","year":"2023","unstructured":"Tanner Andrulis, Joel S. Emer, and Vivienne Sze. 2023. RAELLA: Reforming the arithmetic for efficient, low-resolution, and low-loss analog PIM: No retraining required!. In Proceedings of the 50th Annual International Symposium on Computer Architecture (ISCA). Article 27, 16 pages."},{"key":"e_1_3_1_5_2","first-page":"715","volume-title":"Proceedings of the 24th International Conference on Architectural Support for Programming Languages and Operating Systems (ASPLOS)","author":"Ankit Aayush","year":"2019","unstructured":"Aayush Ankit, Izzat El Hajj, Sai Rahul Chalamalasetti, Geoffrey Ndu, Martin Foltin, R. Stanley Williams, Paolo Faraboschi, Wen-mei W. Hwu, John Paul Strachan, Kaushik Roy, and Dejan S. Milojicic. 2019. PUMA: A programmable ultra-efficient memristor-based accelerator for machine learning inference. In Proceedings of the 24th International Conference on Architectural Support for Programming Languages and Operating Systems (ASPLOS). 715\u2013731."},{"key":"e_1_3_1_6_2","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD51958.2021.9643502"},{"key":"e_1_3_1_7_2","doi-asserted-by":"publisher","DOI":"10.1145\/3085572"},{"key":"e_1_3_1_8_2","doi-asserted-by":"publisher","DOI":"10.1088\/2634-4386\/ac0775"},{"key":"e_1_3_1_9_2","first-page":"P9\u20138\/1","volume-title":"Proceedings of the 4th Annual IEEE International ASIC Conference and Exhibit","author":"Burkis Joe","year":"1991","unstructured":"Joe Burkis. 1991. Clock tree synthesis for high performance ASICs. In Proceedings of the 4th Annual IEEE International ASIC Conference and Exhibit. P9\u20138\/1."},{"key":"e_1_3_1_10_2","first-page":"1","volume-title":"Proceedings of the 2020 57th ACM\/IEEE Design Automation Conference (DAC)","author":"Charan Gouranga","year":"2020","unstructured":"Gouranga Charan, Jubin Hazra, Karsten Beckmann, Xiaocong Du, Gokul Krishnan, Rajiv V. Joshi, Nathaniel C. Cady, and Yu Cao. 2020. Accurate inference with inaccurate RRAM devices: Statistical data, model transfer, and on-line adaptation. In Proceedings of the 2020 57th ACM\/IEEE Design Automation Conference (DAC). 1\u20136."},{"key":"e_1_3_1_11_2","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2018.2789723"},{"key":"e_1_3_1_12_2","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2014.58"},{"key":"e_1_3_1_13_2","doi-asserted-by":"crossref","first-page":"59","DOI":"10.1109\/NANOARCH.2011.5941484","volume-title":"Proceedings of the 2011 IEEE\/ACM International Symposium on Nanoscale Architectures","author":"Chen Yi-Chung","year":"2011","unstructured":"Yi-Chung Chen, Hai Li, Wei Zhang, and Robinson E. Pino. 2011. 3D-HIM: A 3D high-density interleaved memory for bipolar RRAM design. In Proceedings of the 2011 IEEE\/ACM International Symposium on Nanoscale Architectures. 59\u201364."},{"key":"e_1_3_1_14_2","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2016.2616357"},{"key":"e_1_3_1_15_2","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.2016.13"},{"key":"e_1_3_1_16_2","doi-asserted-by":"crossref","first-page":"114","DOI":"10.1145\/3352460.3358328","volume-title":"Proceedings of the 52nd Annual IEEE\/ACM International Symposium on Microarchitecture (MICRO)","author":"Chou Teyuh","year":"2019","unstructured":"Teyuh Chou, Wei Tang, Jacob Botimer, and Zhengya Zhang. 2019. CASCADE: Connecting RRAMs to extend analog dataflow in an end-to-end in-memory processing paradigm. In Proceedings of the 52nd Annual IEEE\/ACM International Symposium on Microarchitecture (MICRO). 114\u2013125."},{"key":"e_1_3_1_17_2","first-page":"1","volume-title":"Proceedings of the 2020 57th ACM\/IEEE Design Automation Conference (DAC)","author":"Chu Chaoqun","year":"2020","unstructured":"Chaoqun Chu, Yanzhi Wang, Yilong Zhao, Xiaolong Ma, Shaokai Ye, Yunyan Hong, Xiaoyao Liang, Yinhe Han, and Li Jiang. 2020. PIM-Prune: Fine-grain DCNN pruning for crossbar-based process-in-memory architecture. In Proceedings of the 2020 57th ACM\/IEEE Design Automation Conference (DAC). 1\u20136."},{"key":"e_1_3_1_18_2","unstructured":"John M. Cohn and Leah M. P. Pastel. 2006. Method for Designing an Integrated Circuit Defect Monitor. Google Patents."},{"key":"e_1_3_1_19_2","unstructured":"Synopsys compiler. 2023. Retrieved 5-June-2022 from https:\/\/www.synopsys.com\/implementation-and-signoff\/rtl-synthesis-test\/dc-ultra.html"},{"key":"e_1_3_1_20_2","first-page":"1","volume-title":"Proceedings of the 9th International Conference on Learning Representations (ICLR)","author":"Dosovitskiy Alexey","year":"2021","unstructured":"Alexey Dosovitskiy, Lucas Beyer, Alexander Kolesnikov, Dirk Weissenborn, Xiaohua Zhai, Thomas Unterthiner, Mostafa Dehghani, Matthias Minderer, Georg Heigold, Sylvain Gelly, Jakob Uszkoreit, and Neil Houlsby. 2021. An image is worth 16x16 words: Transformers for image recognition at scale. In Proceedings of the 9th International Conference on Learning Representations (ICLR). 1\u201321."},{"key":"e_1_3_1_21_2","first-page":"4C.1.1\u20134C.1.8","volume-title":"Proceedings of the 2015 IEEE International Reliability Physics Symposium","author":"Farooq Mukta Ghate","year":"2015","unstructured":"Mukta Ghate Farooq, Giuseppe La Rosa, Fen Chen, Prakash Periasamy, Troy Graves-Abe, Chandrasekharan Kothandaraman, Chris Collins, W. Landers, Jennifer Oakley, J. Liu, John Safran, Somnath Ghosh, Steven Mittl, Dimitris Ioannou, Carole Graas, Daniel Berger, and Subramanian Srikantes Iyer. 2015. Impact of 3D copper TSV integration on 32SOI FEOL and BEOL reliability. In Proceedings of the 2015 IEEE International Reliability Physics Symposium. 4C.1.1\u20134C.1.8."},{"key":"e_1_3_1_22_2","first-page":"244","volume-title":"Proceedings of the 2021 Design, Automation & Test in Europe Conference & Exhibition (DATE)","author":"Fu Yingxun","year":"2021","unstructured":"Yingxun Fu, Xun Liu, Jiwu Shu, Zhirong Shen, Shiye Zhang, Jun Wu, and Li Ma. 2021. Receptive-field and switch-matrices based ReRAM accelerator with low digital-analog conversion for CNNs. In Proceedings of the 2021 Design, Automation & Test in Europe Conference & Exhibition (DATE). 244\u2013247."},{"key":"e_1_3_1_23_2","doi-asserted-by":"crossref","first-page":"106","DOI":"10.1109\/ASPDAC.2015.7058989","volume-title":"Proceedings of the 20th Asia and South Pacific Design Automation Conference","author":"Gu Peng","year":"2015","unstructured":"Peng Gu, Boxun Li, Tianqi Tang, Shimeng Yu, Yu Cao, Yu Wang, and Huazhong Yang. 2015. Technological exploration of RRAM crossbar array for matrix-vector multiplication. In Proceedings of the 20th Asia and South Pacific Design Automation Conference. 106\u2013111."},{"key":"e_1_3_1_24_2","doi-asserted-by":"publisher","DOI":"10.1109\/CVPR.2016.90"},{"key":"e_1_3_1_25_2","first-page":"97","volume-title":"Proceedings of the 59th ACM\/IEEE Design Automation Conference (DAC)","author":"He Yintao","year":"2022","unstructured":"Yintao He, Songyun Qu, Ying Wang, Bing Li, Huawei Li, and Xiaowei Li. 2022. InfoX: An energy-efficient ReRAM accelerator design with information-lossless low-bit ADCs. In Proceedings of the 59th ACM\/IEEE Design Automation Conference (DAC). 97\u2013102."},{"key":"e_1_3_1_26_2","doi-asserted-by":"publisher","DOI":"10.1109\/5.920580"},{"key":"e_1_3_1_27_2","doi-asserted-by":"publisher","DOI":"10.1162\/neco.1997.9.8.1735"},{"key":"e_1_3_1_28_2","doi-asserted-by":"crossref","first-page":"1029","DOI":"10.1109\/HPCA53966.2022.00079","volume-title":"Proceedings of the 2022 IEEE International Symposium on High-Performance Computer Architecture (HPCA)","author":"Huang Yu","year":"2022","unstructured":"Yu Huang, Long Zheng, Pengcheng Yao, Qinggang Wang, Xiaofei Liao, Hai Jin, and Jingling Xue. 2022. Accelerating graph convolutional networks using crossbar-based processing-in-memory architectures. In Proceedings of the 2022 IEEE International Symposium on High-Performance Computer Architecture (HPCA). 1029\u20131042."},{"key":"e_1_3_1_29_2","doi-asserted-by":"publisher","DOI":"10.1038\/s41928-022-00795-x"},{"key":"e_1_3_1_30_2","doi-asserted-by":"publisher","DOI":"10.1145\/3297858.3304048"},{"key":"e_1_3_1_31_2","first-page":"86","volume-title":"Proceedings of the 2013 IEEE International Symposium on Performance Analysis of Systems and Software (ISPASS)","author":"Jiang Nan","year":"2013","unstructured":"Nan Jiang, Daniel U. Becker, George Michelogiannakis, James Balfour, Brian Towles, D. E. Shaw, John Kim, and William J. Dally. 2013. A detailed and flexible cycle-accurate network-on-chip simulator. In Proceedings of the 2013 IEEE International Symposium on Performance Analysis of Systems and Software (ISPASS). 86\u201396."},{"key":"e_1_3_1_32_2","doi-asserted-by":"publisher","DOI":"10.1109\/LES.2015.2402197"},{"key":"e_1_3_1_33_2","first-page":"1106","volume-title":"Proceedings of the 26th Annual Conference on Neural Information Processing Systems (NIPS)","author":"Krizhevsky Alex","year":"2012","unstructured":"Alex Krizhevsky, Ilya Sutskever, and Geoffrey E. Hinton. 2012. ImageNet classification with deep convolutional neural networks. In Proceedings of the 26th Annual Conference on Neural Information Processing Systems (NIPS). 1106\u20131114."},{"key":"e_1_3_1_34_2","doi-asserted-by":"publisher","DOI":"10.1109\/5.726791"},{"key":"e_1_3_1_35_2","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO56248.2022.00093"},{"key":"e_1_3_1_36_2","first-page":"1","volume-title":"Proceedings of the 2020 IEEE\/ACM International Conference on Computer Aided Design (ICCAD)","author":"Li Bing","year":"2020","unstructured":"Bing Li, Ying Wang, and Yiran Chen. 2020. HitM: High-throughput ReRAM-based PIM for multi-modal neural networks. In Proceedings of the 2020 IEEE\/ACM International Conference on Computer Aided Design (ICCAD). 1\u20137."},{"issue":"2","key":"e_1_3_1_37_2","first-page":"172103","article-title":"ReCSA: A dedicated sort accelerator using ReRAM-based content addressable memory","volume":"17","author":"Li Huize","year":"2022","unstructured":"Huize Li, Hai Jin, Long Zheng, Yu Huang, and Xiaofei Liao. 2022. ReCSA: A dedicated sort accelerator using ReRAM-based content addressable memory. Frontiers of Computer Science 17, 2 (2022), 172103.","journal-title":"Frontiers of Computer Science"},{"key":"e_1_3_1_38_2","first-page":"2449","volume-title":"Proceedings of the IEEE 66th Electronic Components and Technology Conference (ECTC)","author":"Li Menglu","year":"2016","unstructured":"Menglu Li, Prakash Periasamy, K. N. Tu, and Subramanian S. Iyer. 2016. Optimized power delivery for 3D IC technology using grind side redistribution layers. In Proceedings of the IEEE 66th Electronic Components and Technology Conference (ECTC). 2449\u20132454."},{"key":"e_1_3_1_39_2","first-page":"832","volume-title":"Proceedings of the 2020 ACM\/IEEE 47th Annual International Symposium on Computer Architecture (ISCA)","author":"Li Weitao","year":"2020","unstructured":"Weitao Li, Pengfei Xu, Yang Zhao, Haitong Li, Yuan Xie, and Yingyan Lin. 2020. Timely: Pushing data movements and interfaces in PIM accelerators towards local and in time domain. In Proceedings of the 2020 ACM\/IEEE 47th Annual International Symposium on Computer Architecture (ISCA). 832\u2013845."},{"key":"e_1_3_1_40_2","first-page":"1009","volume-title":"Proceedings of the 59th ACM\/IEEE Design Automation Conference (DAC)","author":"Li Xingchen","year":"2022","unstructured":"Xingchen Li, Zhihang Yuan, Guangyu Sun, Liang Zhao, and Zhichao Lu. 2022. Tailor: Removing redundant operations in memristive analog neural network accelerators. In Proceedings of the 59th ACM\/IEEE Design Automation Conference (DAC). 1009\u20131014."},{"key":"e_1_3_1_41_2","first-page":"1087","volume-title":"Proceedings of the 59th ACM\/IEEE Design Automation Conference (DAC)","author":"Liu Fangxin","year":"2022","unstructured":"Fangxin Liu, Wenbo Zhao, Yongbiao Chen, Zongwu Wang, Zhezhi He, Rui Yang, Qidong Tang, Tao Yang, Cheng Zhuo, and Li Jiang. 2022. PIM-DH: ReRAM-based processing-in-memory architecture for deep hashing acceleration. In Proceedings of the 59th ACM\/IEEE Design Automation Conference (DAC). 1087\u20131092."},{"key":"e_1_3_1_42_2","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2022.3152385"},{"key":"e_1_3_1_43_2","first-page":"177","volume-title":"Proceedings of the 2018 IEEE Symposium on VLSI Technology","author":"Lue Hang-Ting","year":"2018","unstructured":"Hang-Ting Lue, Weichen Chen, Hung-Sheng Chang, Keh-Chung Wang, and Chih-Yuan Lu. 2018. A novel 3D and-type NVM architecture capable of high-density, low-power in-memory sum-of-product computation for artificial intelligence application. In Proceedings of the 2018 IEEE Symposium on VLSI Technology. 177\u2013178."},{"key":"e_1_3_1_44_2","first-page":"669","volume-title":"Proceedings of the 51st Annual IEEE\/ACM International Symposium on Microarchitecture (MICRO)","author":"Mao Haiyu","year":"2018","unstructured":"Haiyu Mao, Mingcong Song, Tao Li, Yuting Dai, and Jiwu Shu. 2018. LerGAN: A zero-free, low data movement and PIM-based GAN architecture. In Proceedings of the 51st Annual IEEE\/ACM International Symposium on Microarchitecture (MICRO). 669\u2013681."},{"key":"e_1_3_1_45_2","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2018.2814544"},{"key":"e_1_3_1_46_2","unstructured":"Stephen Merity Caiming Xiong James Bradbury and Richard Socher. 2016. Pointer sentinel mixture models. arXiv:1609.07843. Retrieved from https:\/\/arxiv.org\/abs\/1609.07843"},{"key":"e_1_3_1_47_2","unstructured":"Boris Murmann. 2023. ADC Performance Survey 1997-2023. (2023). Retrieved July 5 2023 from https:\/\/github.com\/bmurmann\/ADC-survey"},{"key":"e_1_3_1_48_2","doi-asserted-by":"publisher","DOI":"10.1016\/0925-2312(91)90023-5"},{"key":"e_1_3_1_49_2","first-page":"8024","volume-title":"Proceedings of the Advances in Neural Information Processing Systems (NIPS)","author":"Paszke Adam","year":"2019","unstructured":"Adam Paszke, Sam Gross, Francisco Massa, Adam Lerer, James Bradbury, Gregory Chanan, Trevor Killeen, Zeming Lin, Natalia Gimelshein, Luca Antiga, Alban Desmaison, Andreas K\u00f6pf, Edward Yang, Zach DeVito, Martin Raison, Alykhan Tejani, Sasank Chilamkurthy, Benoit Steiner, Lu Fang, Junjie Bai, and Soumith Chintala. 2019. PyTorch: An imperative style, high-performance deep learning library. In Proceedings of the Advances in Neural Information Processing Systems (NIPS). 8024\u20138035."},{"key":"e_1_3_1_50_2","unstructured":"PSPICE. 2024. Retrieved 5-August-2023 from https:\/\/www.orcad.com\/pspice"},{"key":"e_1_3_1_51_2","doi-asserted-by":"publisher","DOI":"10.1007\/s11263-015-0816-y"},{"key":"e_1_3_1_52_2","doi-asserted-by":"crossref","first-page":"624","DOI":"10.23919\/DATE54114.2022.9774573","volume-title":"Proceedings of the 2022 Design, Automation & Test in Europe Conference & Exhibition (DATE)","author":"Saxena Utkarsh","year":"2022","unstructured":"Utkarsh Saxena, Indranil Chakraborty, and Kaushik Roy. 2022. Towards ADC-less compute-in-memory accelerators for energy efficient deep learning. In Proceedings of the 2022 Design, Automation & Test in Europe Conference & Exhibition (DATE). 624\u2013627."},{"key":"e_1_3_1_53_2","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.2016.12"},{"key":"e_1_3_1_54_2","unstructured":"Karen Simonyan and Andrew Zisserman. 2014. Very deep convolutional networks for large-scale image recognition. arXiv:1409.1556. Retrieved from https:\/\/arxiv.org\/abs\/1409.1556"},{"key":"e_1_3_1_55_2","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2017.55"},{"key":"e_1_3_1_56_2","unstructured":"CST Studio Suit. 2023. Retrieved 20-August-2023 from https:\/\/www.3ds.com\/products-services\/simulia\/products\/cst-studio-suite\/"},{"key":"e_1_3_1_57_2","first-page":"143","volume-title":"Proceedings of the Smart Card Research and Advanced Applications VI","author":"Tiri Kris","year":"2004","unstructured":"Kris Tiri and Ingrid Verbauwhede. 2004. Place and route for secure standard cell design. In Proceedings of the Smart Card Research and Advanced Applications VI. 143\u2013158."},{"key":"e_1_3_1_58_2","first-page":"1","volume-title":"Proceedings of the Advances in Neural Information Processing Systems (NIPS)","volume":"30","author":"Vaswani Ashish","year":"2017","unstructured":"Ashish Vaswani, Noam Shazeer, Niki Parmar, Jakob Uszkoreit, Llion Jones, Aidan N. Gomez, Lukasz Kaiser, and Illia Polosukhin. 2017. Attention is all you need. In Proceedings of the Advances in Neural Information Processing Systems (NIPS). Vol. 30, 1\u201311."},{"key":"e_1_3_1_59_2","doi-asserted-by":"publisher","DOI":"10.1109\/43.594834"},{"key":"e_1_3_1_60_2","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD51958.2021.9643573"},{"key":"e_1_3_1_61_2","doi-asserted-by":"publisher","DOI":"10.1147\/rd.461.0027"},{"key":"e_1_3_1_62_2","first-page":"103","volume-title":"Proceedings of the 2018 IEEE Symposium on VLSI Technology","author":"Wu Wei","year":"2018","unstructured":"Wei Wu, Huaqiang Wu, Bin Gao, Peng Yao, Xiang Zhang, Xiaochen Peng, Shimeng Yu, and He Qian. 2018. A methodology to improve linearity of analog RRAM for neuromorphic computing. In Proceedings of the 2018 IEEE Symposium on VLSI Technology. 103\u2013104."},{"issue":"10","key":"e_1_3_1_63_2","doi-asserted-by":"crossref","first-page":"200401","DOI":"10.1007\/s11432-023-3739-0","article-title":"Memristive dynamics enabled neuromorphic computing systems","volume":"66","author":"Yan Bonan","year":"2023","unstructured":"Bonan Yan, Yuchao Yang, and Ru Huang. 2023. Memristive dynamics enabled neuromorphic computing systems. Science China Information Sciences 66, 10 (2023), 200401.","journal-title":"Science China Information Sciences"},{"key":"e_1_3_1_64_2","doi-asserted-by":"crossref","first-page":"806","DOI":"10.1109\/ISPACS.2012.6473602","volume-title":"Proceedings of the 2012 International Symposium on Intelligent Signal Processing and Communications Systems","author":"Yang Po-Hui","year":"2012","unstructured":"Po-Hui Yang, Jing-Min Chen, and Kai-Shun Lin. 2012. A high-performance 128-to-1 CMOS multiplexer tree. In Proceedings of the 2012 International Symposium on Intelligent Signal Processing and Communications Systems. 806\u2013809."},{"key":"e_1_3_1_65_2","first-page":"236","volume-title":"Proceedings of the 2019 ACM\/IEEE 46th Annual International Symposium on Computer Architecture (ISCA)","author":"Yang Tzu-Hsien","year":"2019","unstructured":"Tzu-Hsien Yang, Hsiang-Yun Cheng, Chia-Lin Yang, I.-Ching Tseng, Han-Wen Hu, Hung-Sheng Chang, and Hsiang-Pang Li. 2019. Sparse ReRAM engine: Joint exploration of activation and weight sparsity in compressed neural networks. In Proceedings of the 2019 ACM\/IEEE 46th Annual International Symposium on Computer Architecture (ISCA). 236\u2013249."},{"key":"e_1_3_1_66_2","first-page":"1","volume-title":"Proceedings of the 2020 IEEE\/ACM International Conference on Computer Aided Design (ICCAD)","author":"Yang Xiaoxuan","year":"2020","unstructured":"Xiaoxuan Yang, Bonan Yan, Hai Li, and Yiran Chen. 2020. ReTransformer: ReRAM-based processing-in-memory architecture for transformer acceleration. In Proceedings of the 2020 IEEE\/ACM International Conference on Computer Aided Design (ICCAD). 1\u20139."},{"key":"e_1_3_1_67_2","first-page":"1","volume-title":"Proceedings of the 2023 IEEE International Solid-State Circuits Conference (ISSCC)","author":"Yonar Abdullah Serdar","year":"2023","unstructured":"Abdullah Serdar Yonar, Pier Andrea Francese, Matthias Br\u00e4ndli, Marcel Kossel, Mridula Prathapan, Thomas Morf, Andrea Ruffino, and Taekwang Jang. 2023. An 8b 1.0-to-1.25GS\/s 0.7-to-0.8V single-stage time-based gated-ring-oscillator ADC with \\(2\\times\\) interpolating sense-amplifier-latches. In Proceedings of the 2023 IEEE International Solid-State Circuits Conference (ISSCC). 1\u20133."},{"key":"e_1_3_1_68_2","doi-asserted-by":"crossref","first-page":"926","DOI":"10.23919\/DATE51398.2021.9474235","volume-title":"Proceedings of the 2021 Design, Automation & Test in Europe Conference & Exhibition (DATE)","author":"Yuan Geng","year":"2021","unstructured":"Geng Yuan, Payman Behnam, Yuxuan Cai, Ali Shafiee, Jingyan Fu, Zhiheng Liao, Zhengang Li, Xiaolong Ma, Jieren Deng, Jinhui Wang, Mahdi Bojnordi, Yanzhi Wang, and Caiwen Ding. 2021. TinyADC: Peripheral circuit-aware weight pruning framework for mixed-signal DNN accelerators. In Proceedings of the 2021 Design, Automation & Test in Europe Conference & Exhibition (DATE). 926\u2013931."},{"key":"e_1_3_1_69_2","first-page":"265","volume-title":"Proceedings of the 2021 ACM\/IEEE 48th Annual International Symposium on Computer Architecture (ISCA)","author":"Yuan Geng","year":"2021","unstructured":"Geng Yuan, Payman Behnam, Zhengang Li, Ali Shafiee, Sheng Lin, Xiaolong Ma, Hang Liu, Xuehai Qian, Mahdi Nazm Bojnordi, Yanzhi Wang, and Caiwen Ding. 2021. FORMS: Fine-grained polarized ReRAM-based in-situ computation for mixed-signal DNN accelerator. In Proceedings of the 2021 ACM\/IEEE 48th Annual International Symposium on Computer Architecture (ISCA). 265\u2013278."},{"key":"e_1_3_1_70_2","first-page":"1087","volume-title":"Proceedings of the 58th ACM\/IEEE Design Automation Conference (DAC)","author":"Yun HanCheon","year":"2021","unstructured":"HanCheon Yun, Hyein Shin, Myeonggu Kang, and Lee-Sup Kim. 2021. Optimizing ADC utilization through value-aware bypass in ReRAM-based DNN accelerator. In Proceedings of the 58th ACM\/IEEE Design Automation Conference (DAC). 1087\u20131092."},{"key":"e_1_3_1_71_2","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2010.2047415"},{"key":"e_1_3_1_72_2","first-page":"1","volume-title":"Proceedings of the 2020 57th ACM\/IEEE Design Automation Conference (DAC)","author":"Zhang Yuhao","year":"2020","unstructured":"Yuhao Zhang, Zhiping Jia, Yungang Pan, Hongchao Du, Zhaoyan Shen, Mengying Zhao, and Zili Shao. 2020. PattPIM: A practical ReRAM-based DNN accelerator by reusing weight pattern repetitions. In Proceedings of the 2020 57th ACM\/IEEE Design Automation Conference (DAC). 1\u20136."},{"key":"e_1_3_1_73_2","first-page":"15","volume-title":"Proceedings of the Great Lakes Symposium on VLSI (GLSVLSI)","author":"Zhao Yilong","year":"2021","unstructured":"Yilong Zhao, Zhezhi He, Naifeng Jing, Xiaoyao Liang, and Li Jiang. 2021. Re2PIM: A reconfigurable ReRAM-based PIM design for variable-sized vector-matrix multiplication. In Proceedings of the Great Lakes Symposium on VLSI (GLSVLSI). 15\u201320."},{"key":"e_1_3_1_74_2","first-page":"1","volume-title":"Proceedings of the 2019 56th ACM\/IEEE Design Automation Conference (DAC)","author":"Zokaee Farzaneh","year":"2019","unstructured":"Farzaneh Zokaee, Mingzhe Zhang, Xiaochun Ye, Dongrui Fan, and Lei Jiang. 2019. Magma: A monolithic 3D vertical heterogeneous ReRAM-based main memory architecture. In Proceedings of the 2019 56th ACM\/IEEE Design Automation Conference (DAC). 1\u20136."}],"container-title":["ACM Transactions on Architecture and Code Optimization"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3659208","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/3659208","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,18]],"date-time":"2025-06-18T23:57:05Z","timestamp":1750291025000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3659208"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2024,9,14]]},"references-count":73,"journal-issue":{"issue":"3","published-print":{"date-parts":[[2024,9,30]]}},"alternative-id":["10.1145\/3659208"],"URL":"https:\/\/doi.org\/10.1145\/3659208","relation":{},"ISSN":["1544-3566","1544-3973"],"issn-type":[{"value":"1544-3566","type":"print"},{"value":"1544-3973","type":"electronic"}],"subject":[],"published":{"date-parts":[[2024,9,14]]},"assertion":[{"value":"2023-10-24","order":0,"name":"received","label":"Received","group":{"name":"publication_history","label":"Publication History"}},{"value":"2024-04-01","order":2,"name":"accepted","label":"Accepted","group":{"name":"publication_history","label":"Publication History"}},{"value":"2024-09-14","order":3,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}