{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,6,6]],"date-time":"2026-06-06T14:14:04Z","timestamp":1780755244823,"version":"3.54.1"},"reference-count":69,"publisher":"Association for Computing Machinery (ACM)","issue":"4","license":[{"start":{"date-parts":[[2024,6,21]],"date-time":"2024-06-21T00:00:00Z","timestamp":1718928000000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/creativecommons.org\/licenses\/by\/4.0\/"}],"funder":[{"name":"National Science Foundation","award":["#2016701"],"award-info":[{"award-number":["#2016701"]}]},{"name":"Ministry of Science and ICT under the ITRC support program","award":["IITP-2023-RS-2022-00156295"],"award-info":[{"award-number":["IITP-2023-RS-2022-00156295"]}]}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":["ACM Trans. Des. Autom. Electron. Syst."],"published-print":{"date-parts":[[2024,7,31]]},"abstract":"<jats:p>CUDA is designed specifically for NVIDIA GPUs and is not compatible with non-NVIDIA devices. Enabling CUDA execution on alternative backends could greatly benefit the hardware community by fostering a more diverse software ecosystem.<\/jats:p>\n          <jats:p>To address the need for portability, our objective is to develop a framework that meets key requirements, such as extensive coverage, comprehensive end-to-end support, superior performance, and hardware scalability. Existing solutions that translate CUDA source code into other high-level languages, however, fall short of these goals.<\/jats:p>\n          <jats:p>In contrast to these source-to-source approaches, we present a novel framework, CuPBoP , which treats CUDA as a portable language in its own right. Compared to two commercial source-to-source solutions, CuPBoP offers a broader coverage and superior performance for the CUDA-to-CPU migration. Additionally, we evaluate the performance of CuPBoP against manually optimized CPU programs, highlighting the differences between CPU programs derived from CUDA and those that are manually optimized.<\/jats:p>\n          <jats:p>Furthermore, we demonstrate the hardware scalability of CuPBoP by showcasing its successful migration of CUDA to AMD GPUs.<\/jats:p>\n          <jats:p>To promote further research in this field, we have released CuPBoP as an open-source resource.<\/jats:p>","DOI":"10.1145\/3659949","type":"journal-article","created":{"date-parts":[[2024,4,23]],"date-time":"2024-04-23T12:36:29Z","timestamp":1713875789000},"page":"1-25","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":5,"title":["CuPBoP: Making CUDA a Portable Language"],"prefix":"10.1145","volume":"29","author":[{"ORCID":"https:\/\/orcid.org\/0000-0002-3090-3951","authenticated-orcid":false,"given":"Ruobing","family":"Han","sequence":"first","affiliation":[{"name":"Georgia Institute of Technology, Atlanta, United States"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-3429-0451","authenticated-orcid":false,"given":"Jun","family":"Chen","sequence":"additional","affiliation":[{"name":"Georgia Institute of Technology, Atlanta, United States"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0000-0001-5221-7947","authenticated-orcid":false,"given":"Bhanu","family":"Garg","sequence":"additional","affiliation":[{"name":"Georgia Institute of Technology, Atlanta, United States"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0009-0004-3765-0143","authenticated-orcid":false,"given":"Xule","family":"Zhou","sequence":"additional","affiliation":[{"name":"Georgia Institute of Technology, Atlanta, United States"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0009-0001-1789-7569","authenticated-orcid":false,"given":"John","family":"Lu","sequence":"additional","affiliation":[{"name":"Georgia Institute of Technology, Atlanta, United States"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0000-0001-9841-4057","authenticated-orcid":false,"given":"Jeffrey","family":"Young","sequence":"additional","affiliation":[{"name":"Georgia Institute of Technology, Atlanta, United States"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-0403-9928","authenticated-orcid":false,"given":"Jaewoong","family":"Sim","sequence":"additional","affiliation":[{"name":"Seoul National University, Gwanak-gu, Korea (the Republic of)"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-6061-7825","authenticated-orcid":false,"given":"Hyesoon","family":"Kim","sequence":"additional","affiliation":[{"name":"Georgia Institute of Technology, Atlanta, United States"}],"role":[{"vocabulary":"crossref","role":"author"}]}],"member":"320","published-online":{"date-parts":[[2024,6,21]]},"reference":[{"key":"e_1_3_3_2_2","unstructured":"Michal Babej and Pekka J\u00e4\u00e4skel\u00e4inen. 2020. chipStar. Retrieved from https:\/\/github.com\/CHIP-SPV\/chipStar"},{"key":"e_1_3_3_3_2","unstructured":"NVIDIA. 2008. Compiling and Executing CUDA Programs in Emulation Mode. Retrieved from https:\/\/developer.nvidia.com\/cuda-toolkit"},{"key":"e_1_3_3_4_2","unstructured":"Intel. 2019. Introduction to the oneAPI Level Zero Interface. Retrieved from https:\/\/www.intel.com\/content\/www\/us\/en\/developer\/articles\/technical\/using-oneapi-level-zero-interface.html"},{"key":"e_1_3_3_5_2","unstructured":"2020. CloverLeaf. Retrieved from DOI:https:\/\/github.com\/UK-MAC\/CloverLeaf"},{"key":"e_1_3_3_6_2","unstructured":"2020. DPCT. Retrieved from DOI:https:\/\/www.intel.com\/content\/www\/us\/en\/developer\/tools\/oneapi\/dpc-compatibility-tool.html"},{"key":"e_1_3_3_7_2","unstructured":"2020. HIP-CPU. Retrieved from DOI:https:\/\/github.com\/ROCm-Developer-Tools\/HIP-CPU"},{"key":"e_1_3_3_8_2","unstructured":"2020. HIPIFY. Retrieved from DOI:https:\/\/github.com\/ROCm-Developer-Tools\/HIPIFY"},{"key":"e_1_3_3_9_2","unstructured":"2021. IntelTBB. Retrieved from DOI:https:\/\/github.com\/oneapi-src\/oneTBB"},{"key":"e_1_3_3_10_2","unstructured":"2021. Moodycamel::ConcurrentQueue. Retrieved from DOI:https:\/\/github.com\/cameron314\/concurrentqueue"},{"key":"e_1_3_3_11_2","unstructured":"2022. Intel oneAPI Requirements. Retrieved from DOI:https:\/\/www.intel.com\/content\/www\/us\/en\/developer\/tools\/oneapi\/base-toolkit.html#gs.2vokod"},{"key":"e_1_3_3_12_2","unstructured":"2022. NVIDIA Document. Retrieved from DOI:https:\/\/docs.nvidia.com\/cuda\/parallel-thread-execution\/index.html#special-registers"},{"key":"e_1_3_3_13_2","unstructured":"2023. AOCL-BLIS. Retrieved from DOI:https:\/\/www.amd.com\/en\/developer\/aocl\/blis.html"},{"key":"e_1_3_3_14_2","unstructured":"2023. cuBLAS. Retrieved from DOI:https:\/\/developer.nvidia.com\/cublas"},{"key":"e_1_3_3_15_2","unstructured":"2023. cuDNN. Retrieved from DOI:https:\/\/developer.nvidia.com\/cudnn"},{"key":"e_1_3_3_16_2","unstructured":"2023. cuFFT. Retrieved from DOI:https:\/\/developer.nvidia.com\/cufft"},{"key":"e_1_3_3_17_2","unstructured":"2023. Intel MKL. Retrieved from DOI:https:\/\/www.intel.com\/content\/www\/us\/en\/docs\/oneapi\/programming-guide\/2023-0\/intel-oneapi-math-kernel-library-onemkl.html"},{"key":"e_1_3_3_18_2","unstructured":"2023. NVIDIA Compute Sanitizer. Retrieved from DOI:https:\/\/developer.nvidia.com\/nvidia-compute-sanitizer"},{"key":"e_1_3_3_19_2","unstructured":"Tor Aamodt Wilson W. L. Fung Ali Bakhoda George Yuan Ivan Sham Henry Wong Henry Tran Andrew Turner Aaron Ariel Inderpret Singh Tim Rogers Jimmy Kwa Andrew Boktor and Ayub Gubran Tayler Hetherington. 2012. Gpgpu-Sim 3.x Manual."},{"key":"e_1_3_3_20_2","first-page":"230","volume-title":"International Conference on Field-Programmable Technology (FPT\u201913)","author":"Andryc Kevin","year":"2013","unstructured":"Kevin Andryc, Murtaza Merchant, and Russell Tessier. 2013. FlexGrip: A soft GPGPU for FPGAs. In International Conference on Field-Programmable Technology (FPT\u201913). IEEE, 230\u2013237."},{"key":"e_1_3_3_21_2","first-page":"1","volume-title":"Proceedings of the International Workshop on OpenCL","author":"Babej Michal","year":"2020","unstructured":"Michal Babej and Pekka J\u00e4\u00e4skel\u00e4inen. 2020. HIPCL: Tool for porting CUDA applications to advanced OpenCL platforms through HIP. In Proceedings of the International Workshop on OpenCL. 1\u20133."},{"key":"e_1_3_3_22_2","unstructured":"Vera Blomkvist Karlsson. 2021. Cumulus-translating CUDA to Sequential C++: Simplifying the Process of Debugging CUDA Programs."},{"key":"e_1_3_3_23_2","doi-asserted-by":"publisher","DOI":"10.1016\/j.jpdc.2022.03.017"},{"key":"e_1_3_3_24_2","unstructured":"Germ\u00e1n Casta\u00f1o Rold\u00e1n. 2021. Intel-oneAPI for heterogeneous computing. (2021)."},{"key":"e_1_3_3_25_2","doi-asserted-by":"publisher","DOI":"10.1109\/IISWC.2009.5306797"},{"key":"e_1_3_3_26_2","doi-asserted-by":"publisher","DOI":"10.1145\/3624062.3624185"},{"key":"e_1_3_3_27_2","doi-asserted-by":"publisher","DOI":"10.1109\/FPL.2012.6339272"},{"key":"e_1_3_3_28_2","doi-asserted-by":"publisher","DOI":"10.1109\/MC.2009.385"},{"key":"e_1_3_3_29_2","doi-asserted-by":"publisher","DOI":"10.1145\/1854273.1854318"},{"key":"e_1_3_3_30_2","doi-asserted-by":"publisher","DOI":"10.1016\/j.simpat.2010.11.005"},{"key":"e_1_3_3_31_2","volume-title":"Breaking the Vendor Lock-performance Portable Programming Through OpenMP as Target Independent Runtime Layer","author":"Doerfert J.","year":"2022","unstructured":"J. Doerfert, M. Jasper, J. Huber, K. Abdelaal, G. Georgakoudis, T. Scogland, and K. Parasyris. 2022. Breaking the Vendor Lock-performance Portable Programming Through OpenMP as Target Independent Runtime Layer. Technical Report. Lawrence Livermore National Lab.(LLNL), Livermore, CA (United States)."},{"key":"e_1_3_3_32_2","article-title":"Report on the Fujitsu Fugaku System","author":"Dongarra Jack","year":"2020","unstructured":"Jack Dongarra. 2020. Report on the Fujitsu Fugaku System. Technical Report. University of Tennessee-Knoxville Innovative Computing Laboratory, Tech. Rep. ICLUT-20-06.","journal-title":"Technical Report. University of Tennessee-Knoxville Innovative Computing Laboratory, Tech. Rep. ICLUT-20-06"},{"key":"e_1_3_3_33_2","doi-asserted-by":"publisher","DOI":"10.1109\/ISPASS48437.2020.00020"},{"key":"e_1_3_3_34_2","volume-title":"Proceedings of the International Conference on High Performance Computing and Simulation. IEEE","author":"Gozillon Andrew","year":"2020","unstructured":"Andrew Gozillon, Ronan Keryell, Lin-Ya Yu, Gauthier Harnisch, and Paul Keir. 2020. triSYCL for Xilinx FPGA. In Proceedings of the International Conference on High Performance Computing and Simulation. IEEE."},{"key":"e_1_3_3_35_2","first-page":"121","article-title":"Particle simulation using CUDA","volume":"6","author":"Green Simon","year":"2010","unstructured":"Simon Green. 2010. Particle simulation using CUDA. NVIDIA Whitepaper 6 (2010), 121\u2013128.","journal-title":"NVIDIA Whitepaper"},{"key":"e_1_3_3_36_2","doi-asserted-by":"publisher","DOI":"10.1109\/PACT.2011.62"},{"key":"e_1_3_3_37_2","article-title":"COX: Exposing CUDA warp-level functions to CPUs","author":"Han Ruobing","year":"2022","unstructured":"Ruobing Han, Jaewon Lee, Jaewoong Sim, and Hyesoon Kim. 2022. COX: Exposing CUDA warp-level functions to CPUs. ACM Trans. Archit. Code Optim. 19, 4 (2022).","journal-title":"ACM Trans. Archit. Code Optim."},{"key":"e_1_3_3_38_2","doi-asserted-by":"publisher","DOI":"10.1016\/j.cpc.2010.12.052"},{"key":"e_1_3_3_39_2","article-title":"SYCL integrates OpenCL devices with modern C++","author":"Howes Lee","year":"2015","unstructured":"Lee Howes and Maria Rovatsou. 2015. SYCL integrates OpenCL devices with modern C++. Khronos Group (2015).","journal-title":"Khronos Group"},{"key":"e_1_3_3_40_2","doi-asserted-by":"publisher","DOI":"10.1007\/s10766-014-0320-y"},{"key":"e_1_3_3_41_2","first-page":"262","volume-title":"Proceedings of the IEEE International Parallel and Distributed Processing Symposium Workshops (IPDPSW\u201923)","author":"Jezghani Aaron","year":"2023","unstructured":"Aaron Jezghani, Jeffrey Young, Will Powell, Ronald Rahaman, and J. Eric Coulter. 2023. Future computing with the Rogues Gallery. In Proceedings of the IEEE International Parallel and Distributed Processing Symposium Workshops (IPDPSW\u201923). IEEE, 262\u2013269."},{"key":"e_1_3_3_42_2","unstructured":"Xianyan Jia Shutao Song Wei He Yangzihao Wang Haidong Rong Feihu Zhou Liqiang Xie Zhenyu Guo Yuanzhou Yang Liwei Yu Tiegang Chen Guangxiao Hu Shaohuai Shi and Xiaowen Chu. 2018. Highly scalable deep learning training system with mixed-precision: Training ImageNet in four minutes. arXiv preprint arXiv:1807.11205 (2018)."},{"key":"e_1_3_3_43_2","first-page":"325","volume-title":"Proceedings of the IEEE International Symposium on Performance Analysis of Systems and Software (ISPASS\u201923)","author":"Jin Zheming","year":"2023","unstructured":"Zheming Jin and Jeffrey S. Vetter. 2023. A benchmark suite for improving performance portability of the SYCL programming model. In Proceedings of the IEEE International Symposium on Performance Analysis of Systems and Software (ISPASS\u201923). IEEE, 325\u2013327."},{"key":"e_1_3_3_44_2","first-page":"295","volume-title":"Proceedings of the ACM\/IEEE 47th Annual International Symposium on Computer Architecture (ISCA\u201920)","author":"Jo Gangwon","year":"2020","unstructured":"Gangwon Jo, Heehoon Kim, Jeesoo Lee, and Jaejin Lee. 2020. SOFF: An OpenCL high-level synthesis framework for FPGAs. In Proceedings of the ACM\/IEEE 47th Annual International Symposium on Computer Architecture (ISCA\u201920). IEEE, 295\u2013308."},{"key":"e_1_3_3_45_2","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-642-28652-0_1"},{"key":"e_1_3_3_46_2","doi-asserted-by":"publisher","DOI":"10.1145\/3065386"},{"key":"e_1_3_3_47_2","doi-asserted-by":"publisher","DOI":"10.1109\/CGO.2004.1281665"},{"key":"e_1_3_3_48_2","doi-asserted-by":"publisher","DOI":"10.1007\/s10766-013-0252-y"},{"key":"e_1_3_3_49_2","doi-asserted-by":"publisher","DOI":"10.1145\/2798725"},{"key":"e_1_3_3_50_2","first-page":"458","volume-title":"Proceedings of the International Conference on Field Programmable Logic and Applications","author":"Lin Mingjie","year":"2010","unstructured":"Mingjie Lin, Ilia Lebedev, and John Wawrzynek. 2010. OpenRCL: Low-power high-performance computing with reconfigurable devices. In Proceedings of the International Conference on Field Programmable Logic and Applications. IEEE, 458\u2013463."},{"key":"e_1_3_3_51_2","doi-asserted-by":"publisher","DOI":"10.1016\/j.cpc.2008.05.008"},{"key":"e_1_3_3_52_2","volume-title":"Linux System Programming, 2nd Edition","author":"Love Robert","year":"2013","unstructured":"Robert Love. 2013. Linux System Programming, 2nd Edition. O\u2019Reilly Media. 2013945781"},{"key":"e_1_3_3_53_2","first-page":"300","volume-title":"Proceedings of the IEEE 17th International Conference on Parallel and Distributed Systems","author":"Martinez Gabriel","year":"2011","unstructured":"Gabriel Martinez, Mark Gardner, and Wu-chun Feng. 2011. CU2CL: A CUDA-to-opencl translator for multi-and many-core architectures. In Proceedings of the IEEE 17th International Conference on Parallel and Distributed Systems. IEEE, 300\u2013307."},{"key":"e_1_3_3_54_2","doi-asserted-by":"publisher","DOI":"10.1145\/3572848.3577475"},{"key":"e_1_3_3_55_2","doi-asserted-by":"publisher","DOI":"10.1109\/HOTCHIPS.2009.7478342"},{"key":"e_1_3_3_56_2","unstructured":"NVIDIA. 2012. NVVM. Retrieved from DOI:https:\/\/docs.nvidia.com\/cuda\/nvvm-ir-spec\/index.html#abstract"},{"key":"e_1_3_3_57_2","doi-asserted-by":"publisher","DOI":"10.1109\/SASP.2009.5226333"},{"key":"e_1_3_3_58_2","first-page":"178","volume-title":"Proceedings of the IEEE 19th Annual International Symposium on Field-Programmable Custom Computing Machines","author":"Papakonstantinou Alexandros","year":"2011","unstructured":"Alexandros Papakonstantinou, Yun Liang, John A. Stratton, Karthik Gururaj, Deming Chen, Wen-Mei W. Hwu, and Jason Cong. 2011. Multilevel granularity parallelism synthesis on FPGAs. In Proceedings of the IEEE 19th Annual International Symposium on Field-Programmable Custom Computing Machines. IEEE, 178\u2013185."},{"key":"e_1_3_3_59_2","doi-asserted-by":"publisher","DOI":"10.1145\/3458744.3473356"},{"key":"e_1_3_3_60_2","first-page":"1","volume-title":"Proceedings of the International Workshop on Performance, Portability and Productivity in HPC (P3HPC\u201921)","author":"Pennycook S. John","year":"2021","unstructured":"S. John Pennycook and Jason D. Sewall. 2021. Revisiting a metric for performance portability. In Proceedings of the International Workshop on Performance, Portability and Productivity in HPC (P3HPC\u201921). IEEE, 1\u20139."},{"key":"e_1_3_3_61_2","doi-asserted-by":"publisher","DOI":"10.1145\/3078155.3078156"},{"key":"e_1_3_3_62_2","doi-asserted-by":"publisher","DOI":"10.1145\/3293320.3293338"},{"key":"e_1_3_3_63_2","doi-asserted-by":"publisher","DOI":"10.1109\/MSPEC.2022.9676353"},{"key":"e_1_3_3_64_2","first-page":"710","volume-title":"Proceedings of the 23rd International Conference on Parallel and Distributed Computing: Parallel Processing (EURO-PAR\u201917)","author":"Stafford Esteban","year":"2017","unstructured":"Esteban Stafford, Borja P\u00e9rez, Jose Luis Bosque, Ram\u00f3n Beivide, and Mateo Valero. 2017. To distribute or not to distribute: The question of load balancing for performance or energy. In Proceedings of the 23rd International Conference on Parallel and Distributed Computing: Parallel Processing (EURO-PAR\u201917). Springer, 710\u2013722."},{"key":"e_1_3_3_65_2","article-title":"Performance portability in accelerated parallel kernels","author":"Stratton John A.","year":"2013","unstructured":"John A. Stratton, Hee-Seok Kim, Thoman B. Jablin, and Wen-Mei W. Hwu. 2013. Performance portability in accelerated parallel kernels. Cent. Reliab. High-perf. Comput. (2013).","journal-title":"Cent. Reliab. High-perf. Comput."},{"key":"e_1_3_3_66_2","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-540-89740-8_2"},{"key":"e_1_3_3_67_2","doi-asserted-by":"publisher","DOI":"10.1109\/IISWC.2016.7581262"},{"key":"e_1_3_3_68_2","doi-asserted-by":"publisher","DOI":"10.1145\/1498765.1498785"},{"key":"e_1_3_3_69_2","doi-asserted-by":"crossref","first-page":"99","DOI":"10.1007\/978-1-4020-8588-8_6","article-title":"AutoPilot: A platform-based ESL synthesis system","author":"Zhang Zhiru","year":"2008","unstructured":"Zhiru Zhang, Yiping Fan, Wei Jiang, Guoling Han, Changqi Yang, and Jason Cong. 2008. AutoPilot: A platform-based ESL synthesis system. High-level Synth.: From Algor. Digit. Circ. (2008), 99\u2013112.","journal-title":"High-level Synth.: From Algor. Digit. Circ."},{"issue":"25","key":"e_1_3_3_70_2","doi-asserted-by":"crossref","first-page":"e7866","DOI":"10.1002\/cpe.7866","article-title":"HIPLZ: Enabling performance portability for exascale systems","volume":"35","author":"Zhao Jisheng","year":"2023","unstructured":"Jisheng Zhao, Colleen Bertoni, Jeffrey Young, Kevin Harms, Vivek Sarkar, and Brice Videau. 2023. HIPLZ: Enabling performance portability for exascale systems. Concurr. Computat.: Pract. Exper. 35, 25 (2023), e7866.","journal-title":"Concurr. Computat.: Pract. Exper."}],"container-title":["ACM Transactions on Design Automation of Electronic Systems"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3659949","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/3659949","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,19]],"date-time":"2025-06-19T00:58:30Z","timestamp":1750294710000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3659949"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2024,6,21]]},"references-count":69,"journal-issue":{"issue":"4","published-print":{"date-parts":[[2024,7,31]]}},"alternative-id":["10.1145\/3659949"],"URL":"https:\/\/doi.org\/10.1145\/3659949","relation":{},"ISSN":["1084-4309","1557-7309"],"issn-type":[{"value":"1084-4309","type":"print"},{"value":"1557-7309","type":"electronic"}],"subject":[],"published":{"date-parts":[[2024,6,21]]},"assertion":[{"value":"2023-09-17","order":0,"name":"received","label":"Received","group":{"name":"publication_history","label":"Publication History"}},{"value":"2024-04-06","order":1,"name":"accepted","label":"Accepted","group":{"name":"publication_history","label":"Publication History"}},{"value":"2024-06-21","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}