{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,5,8]],"date-time":"2026-05-08T16:15:13Z","timestamp":1778256913662,"version":"3.51.4"},"reference-count":279,"publisher":"Association for Computing Machinery (ACM)","issue":"4","license":[{"start":{"date-parts":[[2024,6,21]],"date-time":"2024-06-21T00:00:00Z","timestamp":1718928000000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":["ACM Trans. Des. Autom. Electron. Syst."],"published-print":{"date-parts":[[2024,7,31]]},"abstract":"<jats:p>With the ever-increasing hardware design complexity comes the realization that efforts required for hardware verification increase at an even faster rate. Driven by the push from the desired verification productivity boost and the pull from leap-ahead capabilities of machine learning (ML), recent years have witnessed the emergence of exploiting ML-based techniques to improve the efficiency of hardware verification. In this article, we present a panoramic view of how ML-based techniques are embraced in hardware design verification, from formal verification to simulation-based verification, from academia to industry, and from current progress to future prospects. We envision that the adoption of ML-based techniques will pave the road for more scalable, more intelligent, and more productive hardware verification.<\/jats:p>","DOI":"10.1145\/3661308","type":"journal-article","created":{"date-parts":[[2024,4,24]],"date-time":"2024-04-24T10:59:15Z","timestamp":1713956355000},"page":"1-42","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":17,"title":["Survey of Machine Learning for Software-assisted Hardware Design Verification: Past, Present, and Prospect"],"prefix":"10.1145","volume":"29","author":[{"ORCID":"https:\/\/orcid.org\/0000-0001-8291-4292","authenticated-orcid":false,"given":"Nan","family":"Wu","sequence":"first","affiliation":[{"name":"School of Engineering and Applied Science, The George Washington University, Washington, United States"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-1144-7401","authenticated-orcid":false,"given":"Yingjie","family":"Li","sequence":"additional","affiliation":[{"name":"University of Maryland at College Park, College Park, United States"}]},{"ORCID":"https:\/\/orcid.org\/0009-0002-5343-4745","authenticated-orcid":false,"given":"Hang","family":"Yang","sequence":"additional","affiliation":[{"name":"Georgia Institute of Technology, Atlanta, United States"}]},{"ORCID":"https:\/\/orcid.org\/0009-0007-1834-5612","authenticated-orcid":false,"given":"Hanqiu","family":"Chen","sequence":"additional","affiliation":[{"name":"Georgia Institute of Technology, Atlanta, United States"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-5045-1964","authenticated-orcid":false,"given":"Steve","family":"Dai","sequence":"additional","affiliation":[{"name":"Nvidia Corporation, Santa Clara, United States"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-2541-8767","authenticated-orcid":false,"given":"Cong","family":"Hao","sequence":"additional","affiliation":[{"name":"Georgia Institute of Technology, Atlanta, United States"}]},{"ORCID":"https:\/\/orcid.org\/0000-0003-3481-307X","authenticated-orcid":false,"given":"Cunxi","family":"Yu","sequence":"additional","affiliation":[{"name":"University of Maryland at College Park, College Park, United States"}]},{"ORCID":"https:\/\/orcid.org\/0000-0003-2093-1788","authenticated-orcid":false,"given":"Yuan","family":"Xie","sequence":"additional","affiliation":[{"name":"Electrical and Computer Engineering Department, The Hong Kong University of Science and Technology, Hong Kong, China"}]}],"member":"320","published-online":{"date-parts":[[2024,6,21]]},"reference":[{"key":"e_1_3_1_2_2","unstructured":"International SAT Competition Web Page. 2023. The International SAT Competition. Retrieved from http:\/\/www.satcompetition.org\/"},{"key":"e_1_3_1_3_2","first-page":"91","volume-title":"Proceedings of the International Conference on Microelectronics (ICM\u201921)","author":"Ghany Mohamed A. Abd El","year":"2021","unstructured":"Mohamed A. Abd El Ghany and Khaled A. Ismail. 2021. Speed up functional coverage closure of CORDIC designs using machine learning models. In Proceedings of the International Conference on Microelectronics (ICM\u201921). IEEE, 91\u201395."},{"key":"e_1_3_1_4_2","doi-asserted-by":"crossref","first-page":"243","DOI":"10.1016\/j.inffus.2021.05.008","article-title":"A review of uncertainty quantification in deep learning: Techniques, applications and challenges","volume":"76","author":"Abdar Moloud","year":"2021","unstructured":"Moloud Abdar, Farhad Pourpanah, Sadiq Hussain, Dana Rezazadegan, Li Liu, Mohammad Ghavamzadeh, Paul Fieguth, Xiaochun Cao, Abbas Khosravi, U. Rajendra Acharya et\u00a0al. 2021. A review of uncertainty quantification in deep learning: Techniques, applications and challenges. Info. Fusion 76 (2021), 243\u2013297.","journal-title":"Info. Fusion"},{"key":"e_1_3_1_5_2","first-page":"113","volume-title":"Proceedings of the 3rd Novel Intelligent and Leading Emerging Sciences Conference (NILES\u201921)","author":"AboelMaged Mostafa","year":"2021","unstructured":"Mostafa AboelMaged, Maggie Mashaly, and Mohamed A. Abd El Ghany. 2021. Online constraints update using machine learning for accelerating hardware verification. In Proceedings of the 3rd Novel Intelligent and Leading Emerging Sciences Conference (NILES\u201921). IEEE, 113\u2013116."},{"key":"e_1_3_1_6_2","first-page":"126","volume-title":"Proceedings of the IEEE 31st Asian Test Symposium (ATS\u201922)","author":"Aditi Fnu","year":"2022","unstructured":"Fnu Aditi and Michael S. Hsiao. 2022. Hybrid rule-based and machine learning system for assertion generation from natural language specifications. In Proceedings of the IEEE 31st Asian Test Symposium (ATS\u201922). IEEE, 126\u2013131."},{"issue":"5","key":"e_1_3_1_7_2","doi-asserted-by":"crossref","first-page":"1","DOI":"10.1145\/3399595","article-title":"Improving FPGA-based logic emulation systems through machine learning","volume":"25","author":"Agnesina Anthony","year":"2020","unstructured":"Anthony Agnesina, Sung Kyu Lim, Etienne Lepercq, and Jose Escobedo Del Cid. 2020. Improving FPGA-based logic emulation systems through machine learning. ACM Trans. Design Autom. Electr. Syst. 25, 5 (2020), 1\u201320.","journal-title":"ACM Trans. Design Autom. Electr. Syst."},{"key":"e_1_3_1_8_2","unstructured":"Baleegh Ahmad Shailja Thakur Benjamin Tan Ramesh Karri and Hammond Pearce. 2023. Fixing hardware security bugs with large language models. Retrieved from https:\/\/arXiv:2302.01215"},{"key":"e_1_3_1_9_2","doi-asserted-by":"crossref","first-page":"990","DOI":"10.1145\/3503222.3507763","volume-title":"Proceedings of the 27th ACM International Conference on Architectural Support for Programming Languages and Operating Systems","author":"Ahmad Hammad","year":"2022","unstructured":"Hammad Ahmad, Yu Huang, and Westley Weimer. 2022. Cirfix: Automatically repairing defects in hardware design code. In Proceedings of the 27th ACM International Conference on Architectural Support for Programming Languages and Operating Systems. 990\u20131003."},{"issue":"2","key":"e_1_3_1_10_2","doi-asserted-by":"crossref","first-page":"213","DOI":"10.1145\/77600.77615","article-title":"Faster algorithms for the shortest path problem","volume":"37","author":"Ahuja Ravindra K.","year":"1990","unstructured":"Ravindra K. Ahuja, Kurt Mehlhorn, James Orlin, and Robert E. Tarjan. 1990. Faster algorithms for the shortest path problem. J. ACM 37, 2 (1990), 213\u2013223.","journal-title":"J. ACM"},{"key":"e_1_3_1_11_2","first-page":"290","volume-title":"Proceedings of the International Conference on Machine Learning","author":"Alaa Ahmed","year":"2022","unstructured":"Ahmed Alaa, Boris Van Breugel, Evgeny S. Saveliev, and Mihaela van der Schaar. 2022. How faithful is your synthetic data? Sample-level metrics for evaluating and auditing generative models. In Proceedings of the International Conference on Machine Learning. PMLR, 290\u2013306."},{"issue":"2","key":"e_1_3_1_12_2","doi-asserted-by":"crossref","first-page":"191","DOI":"10.1007\/s10817-013-9286-5","article-title":"Premise selection for mathematics by corpus analysis and kernel methods","volume":"52","author":"Alama Jesse","year":"2014","unstructured":"Jesse Alama, Tom Heskes, Daniel K\u00fchlwein, Evgeni Tsivtsivadze, and Josef Urban. 2014. Premise selection for mathematics by corpus analysis and kernel methods. J. Autom. Reason. 52, 2 (2014), 191\u2013213.","journal-title":"J. Autom. Reason."},{"key":"e_1_3_1_13_2","first-page":"9","volume-title":"Proceedings of the 54th Annual Design Automation Conference","author":"Alawieh Mohamad","year":"2017","unstructured":"Mohamad Alawieh, Fa Wang, and Xin Li. 2017. Efficient hierarchical performance modeling for integrated circuits via bayesian co-learning. In Proceedings of the 54th Annual Design Automation Conference. ACM, 9."},{"key":"e_1_3_1_14_2","first-page":"732","volume-title":"Proceedings of the 8th International Conference on Signal Processing and Integrated Networks (SPIN\u201921)","author":"Alhaddad Medhat Ashraf","year":"2021","unstructured":"Medhat Ashraf Alhaddad, Seif Eldin Mohamed Hussein, Abanoub Ghadban Helmy, Nagy Raouf Nagy, Muhammad Ziad Muhammad Ghazy, and Ahmed H. Yousef. 2021. Utilization of machine learning In RTL-GL signals correlation. In Proceedings of the 8th International Conference on Signal Processing and Integrated Networks (SPIN\u201921). IEEE, 732\u2013737."},{"key":"e_1_3_1_15_2","volume-title":"Proceedings of the Design and Verification Conference and Exhibition (DVCon\u201919)","author":"Ambalakkat Sarath Mohan","year":"2019","unstructured":"Sarath Mohan Ambalakkat and Eldon G. Nelson. 2019. Simulation runtime optimization of constrained random verification using machine learning algorithms. In Proceedings of the Design and Verification Conference and Exhibition (DVCon\u201919)."},{"key":"e_1_3_1_16_2","volume-title":"Proceedings of the International Conference on Learning Representations","author":"Amizadeh Saeed","year":"2018","unstructured":"Saeed Amizadeh, Sergiy Matusevych, and Markus Weimer. 2018. Learning to solve circuit-SAT: An unsupervised differentiable approach. In Proceedings of the International Conference on Learning Representations."},{"key":"e_1_3_1_17_2","unstructured":"Apache. 2022. Apache Subversion. Retrieved June 2022 from https:\/\/subversion.apache.org\/"},{"key":"e_1_3_1_18_2","doi-asserted-by":"crossref","first-page":"84","DOI":"10.1007\/978-3-540-74128-2_6","volume-title":"Proceedings of the 4th Workshop on Model Checking and Artificial Intelligence (MoChArt\u201907)","author":"Araragi Tadashi","year":"2007","unstructured":"Tadashi Araragi and Seung Mo Cho. 2007. Checking liveness properties of concurrent systems by reinforcement learning. In Proceedings of the 4th Workshop on Model Checking and Artificial Intelligence (MoChArt\u201907). Springer, 84\u201394."},{"key":"e_1_3_1_19_2","first-page":"1198","volume-title":"Proceedings of the International Conference on Machine Learning","author":"Ayg\u00fcn Eser","year":"2022","unstructured":"Eser Ayg\u00fcn, Ankit Anand, Laurent Orseau, Xavier Glorot, Stephen M. Mcaleer, Vlad Firoiu, Lei M Zhang, Doina Precup, and Shibl Mourad. 2022. Proving theorems using incremental learning and hindsight experience replay. In Proceedings of the International Conference on Machine Learning. PMLR, 1198\u20131210."},{"key":"e_1_3_1_20_2","first-page":"95","volume-title":"Proceedings of the International Conference on Tools and Algorithms for the Construction and Analysis of Systems","author":"Babiak Tom\u00e1\u0161","year":"2012","unstructured":"Tom\u00e1\u0161 Babiak, Mojm\u00edr K\u0159et\u00ednsk\u1ef3, Vojt\u011bch \u0158eh\u00e1k, and Jan Strej\u010dek. 2012. LTL to B\u00fcchi automata translation: Fast and more deterministic. In Proceedings of the International Conference on Tools and Algorithms for the Construction and Analysis of Systems. Springer, 95\u2013109."},{"issue":"3","key":"e_1_3_1_21_2","doi-asserted-by":"crossref","first-page":"247","DOI":"10.1007\/s10009-010-0160-z","article-title":"Automatic boosting of cross-product coverage using bayesian networks","volume":"13","author":"Baras Dorit","year":"2011","unstructured":"Dorit Baras, Shai Fine, Laurent Fournier, Dan Geiger, and Avi Ziv. 2011. Automatic boosting of cross-product coverage using bayesian networks. Int. J. Softw. Tools Technol. Transfer 13, 3 (2011), 247\u2013261.","journal-title":"Int. J. Softw. Tools Technol. Transfer"},{"key":"e_1_3_1_22_2","volume-title":"The Coq Proof Assistant Reference Manual: Version 6.1","author":"Barras Bruno","year":"1997","unstructured":"Bruno Barras, Samuel Boutin, Cristina Cornes, Judica\u00ebl Courant, Jean-Christophe Filliatre, Eduardo Gimenez, Hugo Herbelin, Gerard Huet, Cesar Munoz, Chetan Murthy et\u00a0al. 1997. The Coq Proof Assistant Reference Manual: Version 6.1. Ph.D. Dissertation. Inria."},{"key":"e_1_3_1_23_2","doi-asserted-by":"crossref","first-page":"171","DOI":"10.1007\/978-3-642-22110-1_14","volume-title":"Proceedings of the International Conference on Computer Aided Verification","author":"Barrett Clark","year":"2011","unstructured":"Clark Barrett, Christopher L. Conway, Morgan Deters, Liana Hadarean, Dejan Jovanovi\u0107, Tim King, Andrew Reynolds, and Cesare Tinelli. 2011. CVC4. In Proceedings of the International Conference on Computer Aided Verification. Springer, 171\u2013177."},{"key":"e_1_3_1_24_2","first-page":"292","volume-title":"Proceedings of the 3rd IPM International Conference on Fundamentals of Software Engineering (FSEN\u201909)","author":"Behjati Razieh","year":"2010","unstructured":"Razieh Behjati, Marjan Sirjani, and Majid Nili Ahmadabadi. 2010. Bounded rational search for on-the-fly model checking of LTL properties. In Proceedings of the 3rd IPM International Conference on Fundamentals of Software Engineering (FSEN\u201909). Springer, 292\u2013307."},{"issue":"2","key":"e_1_3_1_25_2","doi-asserted-by":"crossref","first-page":"405","DOI":"10.1016\/j.ejor.2020.07.063","article-title":"Machine learning for combinatorial optimization: a methodological tour d\u2019horizon","volume":"290","author":"Bengio Yoshua","year":"2021","unstructured":"Yoshua Bengio, Andrea Lodi, and Antoine Prouvost. 2021. Machine learning for combinatorial optimization: a methodological tour d\u2019horizon. Eur. J. Oper. Res. 290, 2 (2021), 405\u2013421.","journal-title":"Eur. J. Oper. Res."},{"key":"e_1_3_1_26_2","doi-asserted-by":"crossref","first-page":"970","DOI":"10.1145\/309847.310108","volume-title":"Proceedings of the 36th Annual ACM\/IEEE Design Automation Conference","author":"Benjamin Mike","year":"1999","unstructured":"Mike Benjamin, Daniel Geist, Alan Hartman, Gerard Mas, Ralph Smeets, and Yaron Wolfsthal. 1999. A study in coverage-driven test generation. In Proceedings of the 36th Annual ACM\/IEEE Design Automation Conference. 970\u2013975."},{"key":"e_1_3_1_27_2","volume-title":"Interactive Theorem Proving and Program Development: Coq\u2019Art: The Calculus of Inductive Constructions","author":"Bertot Yves","year":"2013","unstructured":"Yves Bertot and Pierre Cast\u00e9ran. 2013. Interactive Theorem Proving and Program Development: Coq\u2019Art: The Calculus of Inductive Constructions. Springer Science & Business Media."},{"key":"e_1_3_1_28_2","first-page":"8626","article-title":"Learning to execute programs with instruction pointer attention graph neural networks","volume":"33","author":"Bieber David","year":"2020","unstructured":"David Bieber, Charles Sutton, Hugo Larochelle, and Daniel Tarlow. 2020. Learning to execute programs with instruction pointer attention graph neural networks. Adv. Neural Info. Process. Syst. 33 (2020), 8626\u20138637.","journal-title":"Adv. Neural Info. Process. Syst."},{"key":"e_1_3_1_29_2","doi-asserted-by":"crossref","first-page":"317","DOI":"10.1145\/309847.309942","volume-title":"Proceedings of the 36th Annual ACM\/IEEE Design Automation Conference","author":"Biere Armin","year":"1999","unstructured":"Armin Biere, Alessandro Cimatti, Edmund M. Clarke, Masahiro Fujita, and Yunshan Zhu. 1999. Symbolic model checking using SAT procedures instead of BDDs. In Proceedings of the 36th Annual ACM\/IEEE Design Automation Conference. 317\u2013320."},{"key":"e_1_3_1_30_2","volume-title":"Handbook of Satisfiability","author":"Biere Armin","year":"2009","unstructured":"Armin Biere, Marijn Heule, and Hans van Maaren. 2009. Handbook of Satisfiability. Vol. 185. IOS Press."},{"issue":"3","key":"e_1_3_1_31_2","doi-asserted-by":"crossref","first-page":"219","DOI":"10.1007\/s10817-016-9362-8","article-title":"A learning-based fact selector for Isabelle\/HOL","volume":"57","author":"Blanchette Jasmin Christian","year":"2016","unstructured":"Jasmin Christian Blanchette, David Greenaway, Cezary Kaliszyk, Daniel K\u00fchlwein, and Josef Urban. 2016. A learning-based fact selector for Isabelle\/HOL. J. Autom. Reason. 57, 3 (2016), 219\u2013244.","journal-title":"J. Autom. Reason."},{"key":"e_1_3_1_32_2","doi-asserted-by":"crossref","unstructured":"Jason Blocklove Siddharth Garg Ramesh Karri and Hammond Pearce. 2023. Chip-chat: Challenges and opportunities in conversational hardware design. Retrieved from https:\/\/arXiv:2305.13243","DOI":"10.1109\/MLCAD58807.2023.10299874"},{"key":"e_1_3_1_33_2","unstructured":"Bluetooth. 2022. Specification of the Bluetooth System. Retrieved June 2022 from http:\/\/www.tscm.com\/BluetoothSpec.pdf"},{"issue":"6","key":"e_1_3_1_34_2","doi-asserted-by":"crossref","first-page":"885","DOI":"10.1147\/rd.446.0885","article-title":"A multithreaded PowerPC processor for commercial servers","volume":"44","author":"Borkenhagen John M.","year":"2000","unstructured":"John M. Borkenhagen, Richard J. Eickemeyer, Ronald N. Kalla, and Steven R. Kunkel. 2000. A multithreaded PowerPC processor for commercial servers. IBM J. Res. Dev. 44, 6 (2000), 885\u2013898.","journal-title":"IBM J. Res. Dev."},{"key":"e_1_3_1_35_2","doi-asserted-by":"publisher","DOI":"10.1137\/16M1080173"},{"key":"e_1_3_1_36_2","first-page":"75","volume-title":"Proceedings of the 9th IEEE International High-Level Design Validation and Test Workshop","author":"Braun Markus","year":"2004","unstructured":"Markus Braun, Shai Fine, and Avi Ziv. 2004. Enhancing the efficiency of bayesian network based coverage directed test generation. In Proceedings of the 9th IEEE International High-Level Design Validation and Test Workshop. IEEE, 75\u201380."},{"key":"e_1_3_1_37_2","volume-title":"Machine Learning and Automated Theorem Proving","author":"Bridge James P.","year":"2010","unstructured":"James P. Bridge. 2010. Machine Learning and Automated Theorem Proving. Technical Report. University of Cambridge, Computer Laboratory."},{"issue":"2","key":"e_1_3_1_38_2","doi-asserted-by":"crossref","first-page":"141","DOI":"10.1007\/s10817-014-9301-5","article-title":"Machine learning for first-order theorem proving","volume":"53","author":"Bridge James P.","year":"2014","unstructured":"James P. Bridge, Sean B. Holden, and Lawrence C. Paulson. 2014. Machine learning for first-order theorem proving. J. Autom. Reason. 53, 2 (2014), 141\u2013172.","journal-title":"J. Autom. Reason."},{"issue":"8","key":"e_1_3_1_39_2","doi-asserted-by":"crossref","first-page":"677","DOI":"10.1109\/TC.1986.1676819","article-title":"Graph-based algorithms for Boolean function manipulation","volume":"100","author":"Bryant Randal E.","year":"1986","unstructured":"Randal E. Bryant. 1986. Graph-based algorithms for Boolean function manipulation. IEEE Trans. Comput. 100, 8 (1986), 677\u2013691.","journal-title":"IEEE Trans. Comput."},{"key":"e_1_3_1_40_2","first-page":"535","volume-title":"Proceedings of the 32nd Design Automation Conference","author":"Bryant Yirng-An Chen Randal E.","year":"1995","unstructured":"Yirng-An Chen Randal E. Bryant. 1995. Verification of arithmetic circuits with binary moment diagrams. In Proceedings of the 32nd Design Automation Conference. IEEE, 535\u2013541."},{"key":"e_1_3_1_41_2","doi-asserted-by":"publisher","DOI":"10.1007\/0-387-26233-4_5"},{"key":"e_1_3_1_42_2","unstructured":"Benedikt B\u00fcnz and Matthew Lamm. 2017. Graph neural networks and Boolean satisfiability. Retrieved from https:\/\/arXiv:1702.03592"},{"key":"e_1_3_1_43_2","unstructured":"Cadence. 2023. Cadence Delivers Machine Learning-Optimized Xcelium Logic Simulation with up to 5X Faster Regressions. Retrieved June 2023 from https:\/\/www.cadence.com\/en_US\/home\/company\/newsroom\/press-releases\/pr\/2020\/cadence-delivers-machine-learning-optimized-xcelium-logic-simula.html"},{"key":"e_1_3_1_44_2","unstructured":"Cadence. 2022. Cadence Jasper RTL Apps. Retrieved March 2022 from https:\/\/www.cadence.com\/en_US\/home\/tools\/system-design-and-verification\/formal-and-static-verification\/jasper-gold-verification-platform.html"},{"key":"e_1_3_1_45_2","unstructured":"Cadence. 2022. Cadence Xcelium Logic Simulation. Retrieved March 2022 from https:\/\/www.cadence.com\/en_US\/home\/tools\/system-design-and-verification\/simulation-and-testbench-verification\/xcelium-simulator.html"},{"key":"e_1_3_1_46_2","unstructured":"Cadence. 2022. Verisium AI-Driven Verification Platform. Retrieved October 2022 from https:\/\/www.cadence.com\/en_US\/home\/tools\/system-design-and-verification\/ai-driven-verification.html"},{"key":"e_1_3_1_47_2","doi-asserted-by":"crossref","DOI":"10.3390\/electronics8080832","article-title":"Machine learning interpretability: A survey on methods and metrics","author":"Carvalho Diogo V.","year":"2019","unstructured":"Diogo V. Carvalho et\u00a0al. 2019. Machine learning interpretability: A survey on methods and metrics. Electronics 8, 8 (2019), 832.","journal-title":"Electronics"},{"key":"e_1_3_1_48_2","doi-asserted-by":"crossref","first-page":"334","DOI":"10.1007\/978-3-319-08867-9_22","volume-title":"Proceedings of the 26th International Conference on Computer Aided Verification (CAV\u201914)","author":"Cavada Roberto","year":"2014","unstructured":"Roberto Cavada, Alessandro Cimatti, Michele Dorigatti, Alberto Griggio, Alessandro Mariotti, Andrea Micheli, Sergio Mover, Marco Roveri, and Stefano Tonetta. 2014. The nuXmv symbolic model checker. In Proceedings of the 26th International Conference on Computer Aided Verification (CAV\u201914). Springer, 334\u2013342."},{"issue":"1","key":"e_1_3_1_49_2","doi-asserted-by":"crossref","first-page":"16","DOI":"10.1016\/j.compeleceng.2013.11.024","article-title":"A survey on feature selection methods","volume":"40","author":"Chandrashekar Girish","year":"2014","unstructured":"Girish Chandrashekar and Ferat Sahin. 2014. A survey on feature selection methods. Comput. Electr. Eng. 40, 1 (2014), 16\u201328.","journal-title":"Comput. Electr. Eng."},{"key":"e_1_3_1_50_2","first-page":"762","volume-title":"Proceedings of the IEEE\/ACM International Conference on Computer-Aided Design (ICCAD\u201910)","author":"Chang Po-Hsien","year":"2010","unstructured":"Po-Hsien Chang, Dragoljub Drmanac, and Li-C. Wang. 2010. Online selection of effective functional test programs based on novelty detection. In Proceedings of the IEEE\/ACM International Conference on Computer-Aided Design (ICCAD\u201910). IEEE, 762\u2013769."},{"key":"e_1_3_1_51_2","volume-title":"Proceedings of the Design and Verification Conference and Exhibition (DVCon\u201922)","author":"Chauhan Abhishek","year":"2022","unstructured":"Abhishek Chauhan. 2022. Automatic translation of natural language to SystemVerilog assertions. In Proceedings of the Design and Verification Conference and Exhibition (DVCon\u201922)."},{"key":"e_1_3_1_52_2","unstructured":"Mark Chen Jerry Tworek Heewoo Jun Qiming Yuan Henrique Ponde de Oliveira Pinto Jared Kaplan Harri Edwards Yuri Burda Nicholas Joseph Greg Brockman et\u00a0al. 2021. Evaluating large language models trained on code. Retrieved from https:\/\/arXiv:2107.03374"},{"key":"e_1_3_1_53_2","first-page":"101","volume-title":"Proceedings of the IEEE\/ACM International Conference on Computer-Aided Design (ICCAD\u201912)","author":"Chen Wen","year":"2012","unstructured":"Wen Chen, Nik Sumikawa, Li-C Wang, Jayanta Bhadra, Xiushan Feng, and Magdy S. Abadir. 2012. Novel test detection to improve simulation efficiency-a commercial experiment. In Proceedings of the IEEE\/ACM International Conference on Computer-Aided Design (ICCAD\u201912). IEEE, 101\u2013108."},{"key":"e_1_3_1_54_2","first-page":"1","volume-title":"Proceedings of the 50th ACM\/EDAC\/IEEE Design Automation Conference (DAC\u201913)","author":"Chen Wen","year":"2013","unstructured":"Wen Chen, Li-Chung Wang, Jay Bhadra, and Magdy Abadir. 2013. Simulation knowledge extraction and reuse in constrained random processor verification. In Proceedings of the 50th ACM\/EDAC\/IEEE Design Automation Conference (DAC\u201913). IEEE, 1\u20136."},{"key":"e_1_3_1_55_2","first-page":"523","volume-title":"Proceedings of the 58th ACM\/IEEE Design Automation Conference (DAC\u201921)","author":"Choi Hyojin","year":"2021","unstructured":"Hyojin Choi, In Huh, Seungju Kim, Jeonghoon Ko, Changwook Jeong, Hyeonsik Son, Kiwon Kwon, Joonwan Chai, Younsik Park, Jaehoon Jeong et\u00a0al. 2021. Application of deep reinforcement learning to dynamic verification of DRAM designs. In Proceedings of the 58th ACM\/IEEE Design Automation Conference (DAC\u201921). IEEE, 523\u2013528."},{"key":"e_1_3_1_56_2","doi-asserted-by":"crossref","first-page":"1","DOI":"10.1145\/3110268","article-title":"Kami: A platform for high-level parametric hardware specification and its modular verification","volume":"1","author":"Choi Joonwon","year":"2017","unstructured":"Joonwon Choi, Muralidaran Vijayaraghavan, Benjamin Sherman, Adam Chlipala, and Arvind. 2017. Kami: A platform for high-level parametric hardware specification and its modular verification. Proc ACM Program. Lang. 1, ICFP (2017), 1\u201330.","journal-title":"Proc ACM Program. Lang."},{"key":"e_1_3_1_57_2","volume-title":"Proceedings of the 38th Annual International Symposium on Computer Architecture (ISCA\u201911)","author":"Choudhary Niket K.","year":"2011","unstructured":"Niket K. Choudhary, Salil V. Wadhavkar, Tanmay A. Shah, Hiran Mayukh, Jayneel Gandhi, Brandon H. Dwiel, Sandeep Navada, Hashem H. Najaf-abadi, and Eric Rotenberg. 2011. FabScalar: Composing synthesizable RTL designs of arbitrary cores within a canonical superscalar template. In Proceedings of the 38th Annual International Symposium on Computer Architecture (ISCA\u201911)."},{"key":"e_1_3_1_58_2","unstructured":"Aakanksha Chowdhery Sharan Narang Jacob Devlin Maarten Bosma Gaurav Mishra Adam Roberts Paul Barham Hyung Won Chung Charles Sutton Sebastian Gehrmann et\u00a0al. 2022. Palm: Scaling language modeling with pathways. Retrieved from https:\/\/arXiv:2204.02311"},{"issue":"6","key":"e_1_3_1_59_2","doi-asserted-by":"crossref","first-page":"1346","DOI":"10.1109\/TCAD.2019.2912944","article-title":"Understanding algebraic rewriting for arithmetic circuit verification: A bit-flow model","volume":"39","author":"Ciesielski Maciej","year":"2019","unstructured":"Maciej Ciesielski, Tiankai Su, Atif Yasin, and Cunxi Yu. 2019. Understanding algebraic rewriting for arithmetic circuit verification: A bit-flow model. IEEE Trans. Comput.-Aid. Design Integr. Circ. Syst. 39, 6 (2019), 1346\u20131357.","journal-title":"IEEE Trans. Comput.-Aid. Design Integr. Circ. Syst."},{"key":"e_1_3_1_60_2","first-page":"1","volume-title":"Proceedings of the 52nd ACM\/EDAC\/IEEE Design Automation Conference (DAC\u201915)","author":"Ciesielski Maciej","year":"2015","unstructured":"Maciej Ciesielski, Cunxi Yu, Walter Brown, Duo Liu, and Andr\u00e9 Rossi. 2015. Verification of gate-level arithmetic circuits by function extraction. In Proceedings of the 52nd ACM\/EDAC\/IEEE Design Automation Conference (DAC\u201915). IEEE, 1\u20136."},{"key":"e_1_3_1_61_2","doi-asserted-by":"crossref","first-page":"265","DOI":"10.1007\/3-540-45657-0_20","volume-title":"Proceedings of the 14th International Conference on Computer Aided Verification (CAV\u201902)","author":"Clarke Edmund","year":"2002","unstructured":"Edmund Clarke, Anubhav Gupta, James Kukula, and Ofer Strichman. 2002. SAT based abstraction-refinement using ILP and machine learning techniques. In Proceedings of the 14th International Conference on Computer Aided Verification (CAV\u201902). Springer, 265\u2013279."},{"key":"e_1_3_1_62_2","doi-asserted-by":"crossref","first-page":"54","DOI":"10.1007\/BFb0058022","volume-title":"Proceedings of the International Conference on Foundations of Software Technology and Theoretical Computer Science","author":"Clarke Edmund M.","year":"1997","unstructured":"Edmund M. Clarke. 1997. Model checking. In Proceedings of the International Conference on Foundations of Software Technology and Theoretical Computer Science. Springer, 54\u201356."},{"issue":"7","key":"e_1_3_1_63_2","doi-asserted-by":"crossref","first-page":"1113","DOI":"10.1109\/TCAD.2004.829807","article-title":"SAT-based counterexample-guided abstraction refinement","volume":"23","author":"Clarke Edmund M.","year":"2004","unstructured":"Edmund M. Clarke, Anubhav Gupta, and Ofer Strichman. 2004. SAT-based counterexample-guided abstraction refinement. IEEE Trans. Comput.-Aided Design Integr. Circ. Syst. 23, 7 (2004), 1113\u20131123.","journal-title":"IEEE Trans. Comput.-Aided Design Integr. Circ. Syst."},{"key":"e_1_3_1_64_2","first-page":"1","article-title":"Model checking and the state explosion problem","author":"Clarke Edmund M.","year":"2012","unstructured":"Edmund M. Clarke, William Klieber, Milo\u0161 Nov\u00e1cek, and Paolo Zuliani. 2012. Model checking and the state explosion problem. In Tools for Practical Software Verification. Springer, 1\u201330.","journal-title":"Tools for Practical Software Verification"},{"issue":"4","key":"e_1_3_1_65_2","doi-asserted-by":"crossref","first-page":"626","DOI":"10.1145\/242223.242257","article-title":"Formal methods: State of the art and future directions","volume":"28","author":"Clarke Edmund M.","year":"1996","unstructured":"Edmund M. Clarke and Jeannette M. Wing. 1996. Formal methods: State of the art and future directions. ACM Comput. Surveys 28, 4 (1996), 626\u2013643.","journal-title":"ACM Comput. Surveys"},{"key":"e_1_3_1_66_2","first-page":"84","volume-title":"Proceedings of the International Symposium on Physical Design","author":"Cong Jason","year":"2000","unstructured":"Jason Cong and Majid Sarrafzadeh. 2000. Incremental physical design. In Proceedings of the International Symposium on Physical Design. 84\u201392."},{"key":"e_1_3_1_67_2","first-page":"151","volume-title":"Proceedings of the Third Annual ACM Symposium on Theory of Computing","author":"Cook Stephen A.","year":"1971","unstructured":"Stephen A. Cook. 1971. The complexity of theorem-proving procedures. In Proceedings of the Third Annual ACM Symposium on Theory of Computing. 151\u2013158."},{"key":"e_1_3_1_68_2","unstructured":"The MITRE Corporation. 2019. Hardware | OpenTitan Documentation. Retrieved from https:\/\/cwe.mitre.org\/data\/definitions\/1194.html"},{"key":"e_1_3_1_69_2","unstructured":"The MITRE Corporation. 2023. CWE-1194: Hardware Design (4.11). Retrieved from https:\/\/cwe.mitre.org\/data\/definitions\/1194.html"},{"key":"e_1_3_1_70_2","volume-title":"Ideals, Varieties, and Algorithms: An Introduction to Computational Algebraic Geometry and Commutative Algebra","author":"Cox David","year":"2013","unstructured":"David Cox, John Little, and Donal OShea. 2013. Ideals, Varieties, and Algorithms: An Introduction to Computational Algebraic Geometry and Commutative Algebra. Springer Science & Business Media."},{"issue":"1","key":"e_1_3_1_71_2","first-page":"99","article-title":"Machine learning techniques for improving the performance metrics of functional verification","volume":"24","author":"Cristescu Mihai-Corneliu","year":"2021","unstructured":"Mihai-Corneliu Cristescu. 2021. Machine learning techniques for improving the performance metrics of functional verification. Sci. Technol. 24, 1 (2021), 99\u2013116.","journal-title":"Sci. Technol."},{"key":"e_1_3_1_72_2","first-page":"1","volume-title":"Proceedings of the International Symposium on Signals, Circuits and Systems (ISSCS\u201921)","author":"Cristescu Mihai-Corneliu","year":"2021","unstructured":"Mihai-Corneliu Cristescu and Cristian Bob. 2021. Flexible framework for stimuli redundancy reduction in functional verification using artificial neural networks. In Proceedings of the International Symposium on Signals, Circuits and Systems (ISSCS\u201921). IEEE, 1\u20134."},{"key":"e_1_3_1_73_2","first-page":"217","volume-title":"Proceedings of the International Semiconductor Conference (CAS\u201921)","author":"Cristescu Mihai-Corneliu","year":"2021","unstructured":"Mihai-Corneliu Cristescu and Daniel Ciupitu. 2021. Stimuli redundancy reduction for nonlinear functional verification coverage models using artificial neural networks. In Proceedings of the International Semiconductor Conference (CAS\u201921). IEEE, 217\u2013220."},{"issue":"3","key":"e_1_3_1_74_2","doi-asserted-by":"crossref","first-page":"293","DOI":"10.1080\/0952813X.2014.954274","article-title":"Cud@ sat: Sat solving on GPUs","volume":"27","author":"Pal\u00f9 Alessandro Dal","year":"2015","unstructured":"Alessandro Dal Pal\u00f9, Agostino Dovier, Andrea Formisano, and Enrico Pontelli. 2015. Cud@ sat: Sat solving on GPUs. J. Exper. Theor. Artific. Intell. 27, 3 (2015), 293\u2013316.","journal-title":"J. Exper. Theor. Artific. Intell."},{"issue":"7","key":"e_1_3_1_75_2","doi-asserted-by":"crossref","first-page":"394","DOI":"10.1145\/368273.368557","article-title":"A machine program for theorem-proving","volume":"5","author":"Davis Martin","year":"1962","unstructured":"Martin Davis, George Logemann, and Donald Loveland. 1962. A machine program for theorem-proving. Commun. ACM 5, 7 (1962), 394\u2013397.","journal-title":"Commun. ACM"},{"issue":"9","key":"e_1_3_1_76_2","doi-asserted-by":"crossref","first-page":"69","DOI":"10.1145\/1995376.1995394","article-title":"Satisfiability modulo theories: Introduction and applications","volume":"54","author":"Moura Leonardo De","year":"2011","unstructured":"Leonardo De Moura and Nikolaj Bj\u00f8rner. 2011. Satisfiability modulo theories: Introduction and applications. Commun. ACM 54, 9 (2011), 69\u201377.","journal-title":"Commun. ACM"},{"key":"e_1_3_1_77_2","first-page":"1","volume-title":"Proceedings of the IEEE 39th VLSI Test Symposium (VTS\u201921)","author":"Dhodhi Siddhanth","year":"2021","unstructured":"Siddhanth Dhodhi, Debarshi Chatterjee, Eric Hill, and Saad Godil. 2021. Deep stalling using a coverage driven genetic algorithm framework. In Proceedings of the IEEE 39th VLSI Test Symposium (VTS\u201921). IEEE, 1\u20134."},{"key":"e_1_3_1_78_2","first-page":"1","volume-title":"Proceedings of the 16th International Conference on Engineering of Modern Electric Systems (EMES\u201921)","author":"Dinu Alexandru","year":"2021","unstructured":"Alexandru Dinu, Gabriel Mihail Danciu, and \u0218tefan Gheorghe. 2021. Level up in verification: Learning from functional snapshots. In Proceedings of the 16th International Conference on Engineering of Modern Electric Systems (EMES\u201921). IEEE, 1\u20134."},{"key":"e_1_3_1_79_2","unstructured":"Dale Drinkard. 2022. Configurable cordic core in verilog. Retrieved July 2022 from https:\/\/opencores.org\/projects\/mesi_isc"},{"key":"e_1_3_1_80_2","unstructured":"Dale Drinkard. 2022. Configurable cordic core in verilog. Retrieved May 2022 from https:\/\/opencores.org\/projects\/verilog_cordic_core"},{"key":"e_1_3_1_81_2","volume-title":"Neural Networks and Statistical Learning","author":"Du Ke-Lin","year":"2013","unstructured":"Ke-Lin Du and Madisetti N. S. Swamy. 2013. Neural Networks and Statistical Learning. Springer Science & Business Media."},{"key":"e_1_3_1_82_2","first-page":"5627","volume-title":"Proceedings of the International Conference on Machine Learning","author":"Duan Haonan","year":"2022","unstructured":"Haonan Duan, Pashootan Vaezipoor, Max B. Paulus, Yangjun Ruan, and Chris Maddison. 2022. Augment with care: Contrastive learning for combinatorial problems. In Proceedings of the International Conference on Machine Learning. PMLR, 5627\u20135642."},{"key":"e_1_3_1_83_2","first-page":"1","volume-title":"Proceedings of the 13th International Conference on Design and Technology of Integrated Systems In Nanoscale Era (DTIS\u201918)","author":"Mandouh Eman El","year":"2018","unstructured":"Eman El Mandouh, Ashraf Salem, Mennatallah Amer, and Amr G. Wassal. 2018. Cross-product functional coverage analysis using machine learning clustering techniques. In Proceedings of the 13th International Conference on Design and Technology of Integrated Systems In Nanoscale Era (DTIS\u201918). IEEE, 1\u20132."},{"key":"e_1_3_1_84_2","first-page":"278","volume-title":"Proceedings of the 11th International Design and Test Symposium (IDT\u201916)","author":"Mandouh Eman El","year":"2016","unstructured":"Eman El Mandouh and Amr G. Wassal. 2016. Accelerating the debugging of fv traces using k-means clustering techniques. In Proceedings of the 11th International Design and Test Symposium (IDT\u201916). IEEE, 278\u2013283."},{"key":"e_1_3_1_85_2","first-page":"121","volume-title":"Proceedings of the IEEE International High Level Design Validation and Test Workshop (HLDVT\u201916)","author":"Elmandouh Eman","year":"2016","unstructured":"Eman Elmandouh and Amr G. Wassal. 2016. Estimation of formal verification cost using regression machine learning. In Proceedings of the IEEE International High Level Design Validation and Test Workshop (HLDVT\u201916). IEEE, 121\u2013127."},{"issue":"5","key":"e_1_3_1_86_2","doi-asserted-by":"crossref","first-page":"1","DOI":"10.1145\/3224206","article-title":"Guiding formal verification orchestration using machine learning methods","volume":"23","author":"Elmandouh Eman M.","year":"2018","unstructured":"Eman M. Elmandouh and Amr G. Wassal. 2018. Guiding formal verification orchestration using machine learning methods. ACM Trans. Design Autom. Electr. Syst. 23, 5 (2018), 1\u201333.","journal-title":"ACM Trans. Design Autom. Electr. Syst."},{"key":"e_1_3_1_87_2","doi-asserted-by":"crossref","first-page":"4","DOI":"10.3389\/frai.2020.00004","article-title":"An introductory review of deep learning for prediction models with big data","volume":"3","author":"Emmert-Streib Frank","year":"2020","unstructured":"Frank Emmert-Streib, Zhen Yang, Han Feng, Shailesh Tripathi, and Matthias Dehmer. 2020. An introductory review of deep learning for prediction models with big data. Front. Artific. Intell. 3 (2020), 4.","journal-title":"Front. Artific. Intell."},{"key":"e_1_3_1_88_2","first-page":"226","volume-title":"Proceedings of the 2nd International Conference on Knowledge Discovery and Data Mining","author":"Ester Martin","year":"1996","unstructured":"Martin Ester, Hans-Peter Kriegel, J\u00f6rg Sander, and Xiaowei Xu. 1996. A density-based algorithm for discovering clusters in large spatial databases with noise. In Proceedings of the 2nd International Conference on Knowledge Discovery and Data Mining. 226\u2013231."},{"key":"e_1_3_1_89_2","first-page":"15","volume-title":"Proceedings of the 18th International Workshop on Microprocessor and SOC Test and Verification (MTV\u201917)","author":"Fajcik Martin","year":"2017","unstructured":"Martin Fajcik, Pavel Smrz, and Marcela Zachariasova. 2017. Automation of processor verification using recurrent neural networks. In Proceedings of the 18th International Workshop on Microprocessor and SOC Test and Verification (MTV\u201917). IEEE, 15\u201320."},{"issue":"11","key":"e_1_3_1_90_2","doi-asserted-by":"crossref","first-page":"1344","DOI":"10.1109\/TC.2006.183","article-title":"Harnessing machine learning to improve the success rate of stimuli generation","volume":"55","author":"Fine Shai","year":"2006","unstructured":"Shai Fine, Ari Freund, Itai Jaeger, Yishay Mansour, Yehuda Naveh, and Avi Ziv. 2006. Harnessing machine learning to improve the success rate of stimuli generation. IEEE Trans. Comput. 55, 11 (2006), 1344\u20131355.","journal-title":"IEEE Trans. Comput."},{"key":"e_1_3_1_91_2","doi-asserted-by":"crossref","first-page":"286","DOI":"10.1145\/775832.775907","volume-title":"Proceedings of the 40th Annual Design Automation Conference","author":"Fine Shai","year":"2003","unstructured":"Shai Fine and Avi Ziv. 2003. Coverage directed test generation for functional verification using Bayesian networks. In Proceedings of the 40th Annual Design Automation Conference. 286\u2013291."},{"key":"e_1_3_1_92_2","doi-asserted-by":"crossref","unstructured":"Achille Fokoue Ibrahim Abdelaziz Maxwell Crouse Shajith Ikbal Akihiro Kishimoto Guilherme Lima Ndivhuwo Makondo and Radu Marinescu. 2023. An ensemble approach for automated theorem proving based on efficient name invariant graph neural representations. Retrieved from https:\/\/arXiv:2305.08676","DOI":"10.24963\/ijcai.2023\/359"},{"key":"e_1_3_1_93_2","doi-asserted-by":"crossref","first-page":"5","DOI":"10.1007\/978-3-540-70545-1_3","volume-title":"Proceedings of the International Conference on Computer Aided Verification","author":"Foster Harry","year":"2008","unstructured":"Harry Foster. 2008. Assertion-based verification: Industry myths to realities (invited tutorial). In Proceedings of the International Conference on Computer Aided Verification. Springer, 5\u201310."},{"key":"e_1_3_1_94_2","unstructured":"Harry Foster. 2022. The 2020 Wilson Research Group Functional Verification Study. Retrieved March 2022 from https:\/\/blogs.sw.siemens.com\/verificationhorizons\/2020\/10\/27\/prologue-the-2020-wilson-research-group-functional-verification-study\/"},{"key":"e_1_3_1_95_2","unstructured":"Harry Foster. 2024. The 2022 Wilson Research Group Functional Verification Study. Retrieved March 2024 from https:\/\/blogs.sw.siemens.com\/verificationhorizons\/2022\/10\/10\/prologue-the-2022-wilson-research-group-functional-verification-study\/"},{"key":"e_1_3_1_96_2","volume-title":"Proceedings of the Design and Verification Conference and Exhibition (DVCon\u201906)","author":"Foster Harry","year":"2006","unstructured":"Harry Foster, Kenneth Larsen, and Mike Turpin. 2006. Introduction to the new accellera open verification library. In Proceedings of the Design and Verification Conference and Exhibition (DVCon\u201906). Citeseer."},{"key":"e_1_3_1_97_2","first-page":"1","volume-title":"Proceedings of the 52nd Annual Design Automation Conference","author":"Foster Harry D.","year":"2015","unstructured":"Harry D. Foster. 2015. Trends in functional verification: A 2014 industry study. In Proceedings of the 52nd Annual Design Automation Conference. 1\u20136."},{"key":"e_1_3_1_98_2","volume-title":"Assertion-based Design","author":"Foster Harry D.","year":"2004","unstructured":"Harry D. Foster, Adam C. Krolnik, and David J. Lacey. 2004. Assertion-based Design. Springer Science & Business Media."},{"key":"e_1_3_1_99_2","first-page":"457","volume-title":"Proceedings of the AAAI Conference on Artificial Intelligence and Innovative Applications of Artificial Intelligence (AAAI\/IAAI\u201998)","author":"Fuchs Matthias","year":"1998","unstructured":"Matthias Fuchs. 1998. A feature-based learning method for theorem proving. In Proceedings of the AAAI Conference on Artificial Intelligence and Innovative Applications of Artificial Intelligence (AAAI\/IAAI\u201998). 457\u2013462."},{"key":"e_1_3_1_100_2","first-page":"1","volume-title":"Proceedings of the 28th IEEE International Conference on Electronics, Circuits, and Systems (ICECS\u201921)","author":"Gad Muhammad","year":"2021","unstructured":"Muhammad Gad, Mostafa Aboelmaged, Maggie Mashaly, and Mohamed A. Abd el Ghany. 2021. Efficient sequence generation for hardware verification using machine learning. In Proceedings of the 28th IEEE International Conference on Electronics, Circuits, and Systems (ICECS\u201921). IEEE, 1\u20135."},{"key":"e_1_3_1_101_2","first-page":"1","volume-title":"Proceedings of the ACM\/IEEE 3rd Workshop on Machine Learning for CAD (MLCAD\u201921)","author":"Gal Raviv","year":"2021","unstructured":"Raviv Gal, Eldad Haber, Brian Irwin, Marwa Mouallem, Bilal Saleh, and Avi Ziv. 2021. Using deep neural networks and derivative free optimization to accelerate coverage closure. In Proceedings of the ACM\/IEEE 3rd Workshop on Machine Learning for CAD (MLCAD\u201921). IEEE, 1\u20136."},{"key":"e_1_3_1_102_2","first-page":"15","volume-title":"Proceedings of the ACM\/IEEE Workshop on Machine Learning for CAD","author":"Gal Raviv","year":"2020","unstructured":"Raviv Gal, Eldad Haber, and Avi Ziv. 2020. Using DNNs and smart sampling for coverage closure acceleration. In Proceedings of the ACM\/IEEE Workshop on Machine Learning for CAD. 15\u201320."},{"issue":"1","key":"e_1_3_1_103_2","first-page":"1","article-title":"A novel gapg approach to automatic property generation for formal verification: The gan perspective","volume":"19","author":"Gao Honghao","year":"2023","unstructured":"Honghao Gao, Baobin Dai, Huaikou Miao, Xiaoxian Yang, Ramon J. Duran Barroso, and Hussain Walayat. 2023. A novel gapg approach to automatic property generation for formal verification: The gan perspective. ACM Trans. Multimedia Comput. Commun. Appl. 19, 1 (2023), 1\u201322.","journal-title":"ACM Trans. Multimedia Comput. Commun. Appl."},{"key":"e_1_3_1_104_2","first-page":"69","volume-title":"Proceedings of the 26th International Conference (CAV\u201914)","author":"Garg Pranav","year":"2014","unstructured":"Pranav Garg, Christof L\u00f6ding, Parthasarathy Madhusudan, and Daniel Neider. 2014. ICE: A robust framework for learning invariants. In Proceedings of the 26th International Conference (CAV\u201914). Springer, 69\u201387."},{"issue":"1","key":"e_1_3_1_105_2","doi-asserted-by":"crossref","first-page":"499","DOI":"10.1145\/2914770.2837664","article-title":"Learning invariants using decision trees and implication counterexamples","volume":"51","author":"Garg Pranav","year":"2016","unstructured":"Pranav Garg, Daniel Neider, Parthasarathy Madhusudan, and Dan Roth. 2016. Learning invariants using decision trees and implication counterexamples. ACM Sigplan Notices 51, 1 (2016), 499\u2013512.","journal-title":"ACM Sigplan Notices"},{"key":"e_1_3_1_106_2","doi-asserted-by":"crossref","first-page":"168","DOI":"10.1109\/iSES47678.2019.00045","volume-title":"Proceedings of the IEEE International Symposium on Smart Electronic Systems (iSES\u201919) (formerly iNiS)","author":"Gaur Priyanshi","year":"2019","unstructured":"Priyanshi Gaur, Sidhartha Sankar Rout, and Sujay Deb. 2019. Efficient hardware verification using machine learning approach. In Proceedings of the IEEE International Symposium on Smart Electronic Systems (iSES\u201919) (formerly iNiS). IEEE, 168\u2013171."},{"key":"e_1_3_1_107_2","first-page":"168","article-title":"Learning dynamic Bayesian networks","author":"Ghahramani Zoubin","year":"1997","unstructured":"Zoubin Ghahramani. 1997. Learning dynamic Bayesian networks. International School on Neural Networks, Initiated by IIASS and EMFCSC (1997), 168\u2013197.","journal-title":"International School on Neural Networks, Initiated by IIASS and EMFCSC"},{"key":"e_1_3_1_108_2","first-page":"72","article-title":"Unsupervised learning","author":"Ghahramani Zoubin","year":"2004","unstructured":"Zoubin Ghahramani. 2004. Unsupervised learning. Advanced Lectures on Machine Learning (2004), 72.","journal-title":"Advanced Lectures on Machine Learning"},{"key":"e_1_3_1_109_2","doi-asserted-by":"crossref","first-page":"41","DOI":"10.1007\/978-3-319-40648-0_4","volume-title":"Proceedings of the NASA Formal Methods Symposium","author":"Ghosh Shalini","year":"2016","unstructured":"Shalini Ghosh, Daniel Elenius, Wenchao Li, Patrick Lincoln, Natarajan Shankar, and Wilfried Steiner. 2016. ARSENAL: Automatic requirements specification extraction from natural language. In Proceedings of the NASA Formal Methods Symposium. Springer, 41\u201346."},{"key":"e_1_3_1_110_2","volume-title":"Proceedings of the International Conference on Data Science and Advanced Analytics (DSAA\u201918)","author":"Gilpin Leilani H.","year":"2018","unstructured":"Leilani H. Gilpin et\u00a0al. 2018. Explaining explanations: An overview of interpretability of machine learning. In Proceedings of the International Conference on Data Science and Advanced Analytics (DSAA\u201918)."},{"key":"e_1_3_1_111_2","unstructured":"Git. 2022. Git. Retrieved June 2022 from http:\/\/git-scm.com"},{"key":"e_1_3_1_112_2","unstructured":"Tim Goddard. 2022. Documented Verilog UART. Retrieved May 2022 from https:\/\/opencores.org\/projects\/osdvu"},{"key":"e_1_3_1_113_2","volume-title":"Proceedings of the Design and Verification Conference and Exhibition (DVCon\u201920)","author":"Gogri Saumil","year":"2020","unstructured":"Saumil Gogri, Jiang Hu, Aakash Tyagi, Mike Quinn, Swati Ramachandran, Fazia Batool, and Amrutha Jagadeesh. 2020. Machine learning-guided stimulus generation for functional verification. In Proceedings of the Design and Verification Conference and Exhibition (DVCon\u201920)."},{"key":"e_1_3_1_114_2","article-title":"On complexity of equivalence checking","author":"Goldberg Eugene","year":"2003","unstructured":"Eugene Goldberg and Yakov Novikov. 2003. On complexity of equivalence checking. Cadence Berkeley Labs, University of California, Berkeley, CA, Tech. Rep. CDNL-TR-2003-08026.","journal-title":"Cadence Berkeley Labs, University of California, Berkeley, CA, Tech. Rep. CDNL-TR-2003-08026"},{"key":"e_1_3_1_115_2","first-page":"2672","volume-title":"Proceedings of the 27th International Conference on Neural Information Processing Systems","author":"Goodfellow Ian J.","year":"2014","unstructured":"Ian J. Goodfellow, Jean Pouget-Abadie, Mehdi Mirza, Bing Xu, David Warde-Farley, Sherjil Ozair, Aaron Courville, and Yoshua Bengio. 2014. Generative adversarial nets. In Proceedings of the 27th International Conference on Neural Information Processing Systems. 2672\u20132680."},{"key":"e_1_3_1_116_2","volume-title":"Proceedings of the Design and Verification Conference and Exhibition (DVCon\u201919)","author":"Graber Christian","year":"2019","unstructured":"Christian Graber, Daniel Hansson, and Adam Tornhill. 2019. Predicting bad commits: Finding bugs by learning their socio-organizational patterns. In Proceedings of the Design and Verification Conference and Exhibition (DVCon\u201919)."},{"issue":"2","key":"e_1_3_1_117_2","first-page":"153","article-title":"Mizar in a nutshell","volume":"3","author":"Grabowski Adam","year":"2010","unstructured":"Adam Grabowski, Artur Kornilowicz, and Adam Naumowicz. 2010. Mizar in a nutshell. J. Formal. Reason. 3, 2 (2010), 153\u2013245.","journal-title":"J. Formal. Reason."},{"key":"e_1_3_1_118_2","unstructured":"OpenHW Group. 2022. Ariane RISC-V CPU. Retrieved June 2022 from https:\/\/github.com\/openhwgroup\/cva6"},{"key":"e_1_3_1_119_2","volume-title":"Proceedings of the Design and Verification Conference and Exhibition (DVCon\u201919)","author":"Gulliya Nikita","year":"2019","unstructured":"Nikita Gulliya, Abhishek Bora, Nitin Chaudhary, and Amanjyot Kaur. 2019. Using machine learning in register automation and verification. In Proceedings of the Design and Verification Conference and Exhibition (DVCon\u201919)."},{"issue":"3","key":"e_1_3_1_120_2","doi-asserted-by":"crossref","first-page":"451","DOI":"10.1109\/TCAD.2013.2288688","article-title":"Pre-silicon bug forecast","volume":"33","author":"Guo Qi","year":"2014","unstructured":"Qi Guo, Tianshi Chen, Yunji Chen, Rui Wang, Huanhuan Chen, Weiwu Hu, and Guoliang Chen. 2014. Pre-silicon bug forecast. IEEE Trans. Comput.-Aided Design Integr. Circ. Syst. 33, 3 (2014), 451\u2013463.","journal-title":"IEEE Trans. Comput.-Aided Design Integr. Circ. Syst."},{"key":"e_1_3_1_121_2","first-page":"448","volume-title":"Proceedings of the 19th IEEE Asian Test Symposium","author":"Guo Qi","year":"2010","unstructured":"Qi Guo, Tianshi Chen, Haihua Shen, Yunji Chen, and Weiwu Hu. 2010. On-the-fly reduction of stimuli for functional verification. In Proceedings of the 19th IEEE Asian Test Symposium. IEEE, 448\u2013454."},{"key":"e_1_3_1_122_2","unstructured":"Wenxuan Guo Junchi Yan Hui-Ling Zhen Xijun Li Mingxuan Yuan and Yaohui Jin. 2022. Machine learning methods in solving the Boolean satisfiability problem. Retrieved from https:\/\/arXiv:2203.04755"},{"key":"e_1_3_1_123_2","doi-asserted-by":"crossref","first-page":"466","DOI":"10.1016\/j.procs.2019.11.146","article-title":"Dealing with noise problem in machine learning data-sets: A systematic review","volume":"161","author":"Gupta Shivani","year":"2019","unstructured":"Shivani Gupta and Atul Gupta. 2019. Dealing with noise problem in machine learning data-sets: A systematic review. Procedia Comput. Sci. 161 (2019), 466\u2013474.","journal-title":"Procedia Comput. Sci."},{"key":"e_1_3_1_124_2","doi-asserted-by":"crossref","first-page":"262","DOI":"10.1145\/1391469.1391536","volume-title":"Proceedings of the 45th ACM\/IEEE Design Automation Conference","author":"Guzey Onur","year":"2008","unstructured":"Onur Guzey, Li-C Wang, Jeremy Levitt, and Harry Foster. 2008. Functional test selection based on unsupervised support vector analysis. In Proceedings of the 45th ACM\/IEEE Design Automation Conference. IEEE, 262\u2013267."},{"key":"e_1_3_1_125_2","first-page":"1861","volume-title":"Proceedings of the International Conference on Machine Learning","author":"Haarnoja Tuomas","year":"2018","unstructured":"Tuomas Haarnoja, Aurick Zhou, Pieter Abbeel, and Sergey Levine. 2018. Soft actor-critic: Off-policy maximum entropy deep reinforcement learning with a stochastic actor. In Proceedings of the International Conference on Machine Learning. PMLR, 1861\u20131870."},{"key":"e_1_3_1_126_2","unstructured":"HACK \\(@\\) EVENT. 2021. HACK \\(@\\) DAC 2021. Retrieved from https:\/\/hackatevent.org\/hackdac21\/"},{"key":"e_1_3_1_127_2","first-page":"1","volume-title":"Proceedings of the IEEE 24th North Atlantic Test Workshop","author":"Hanafy Mohamed","year":"2015","unstructured":"Mohamed Hanafy, Hazem Said, and Ayman M. Wahba. 2015. Complete properties extraction from simulation traces for assertions auto-generation. In Proceedings of the IEEE 24th North Atlantic Test Workshop. IEEE, 1\u20136."},{"key":"e_1_3_1_128_2","first-page":"966","volume-title":"Proceedings of the Design, Automation and Test in Europe Conference and Exhibition (DATE\u201916)","author":"Harris Christopher B.","year":"2016","unstructured":"Christopher B. Harris and Ian G. Harris. 2016. Glast: Learning formal grammars to translate natural language specifications into hardware assertions. In Proceedings of the Design, Automation and Test in Europe Conference and Exhibition (DATE\u201916). IEEE, 966\u2013971."},{"key":"e_1_3_1_129_2","article-title":"Using self-supervised learning can improve model robustness and uncertainty","volume":"32","author":"Hendrycks Dan","year":"2019","unstructured":"Dan Hendrycks, Mantas Mazeika, Saurav Kadavath, and Dawn Song. 2019. Using self-supervised learning can improve model robustness and uncertainty. Adv. Neural Info. Process. Syst. 32 (2019).","journal-title":"Adv. Neural Info. Process. Syst."},{"key":"e_1_3_1_130_2","unstructured":"Matthew Honnibal Ines Montani Sofie Van Landeghem and Adriane Boyd. 2020. spaCy: Industrial-strength natural language processing in python. https:\/\/github.com\/explosion\/spaCy"},{"issue":"8","key":"e_1_3_1_131_2","doi-asserted-by":"crossref","first-page":"2554","DOI":"10.1073\/pnas.79.8.2554","article-title":"Neural networks and physical systems with emergent collective computational abilities","volume":"79","author":"Hopfield John J.","year":"1982","unstructured":"John J. Hopfield. 1982. Neural networks and physical systems with emergent collective computational abilities. Proc. Natl. Acad. Sci. U.S.A. 79, 8 (1982), 2554\u20132558.","journal-title":"Proc. Natl. Acad. Sci. U.S.A."},{"issue":"9","key":"e_1_3_1_132_2","first-page":"5149","article-title":"Meta-learning in neural networks: A survey","volume":"44","author":"Hospedales Timothy","year":"2021","unstructured":"Timothy Hospedales, Antreas Antoniou, Paul Micaelli, and Amos Storkey. 2021. Meta-learning in neural networks: A survey. IEEE Trans. Pattern Anal. Mach. Intell. 44, 9 (2021), 5149\u20135169.","journal-title":"IEEE Trans. Pattern Anal. Mach. Intell."},{"key":"e_1_3_1_133_2","first-page":"51","volume-title":"Proceedings of the 22nd Asia and South Pacific Design Automation Conference (ASP-DAC\u201917)","author":"Hsieh Kuo-Kai","year":"2017","unstructured":"Kuo-Kai Hsieh, Sebastian Siatkowski, Li-C Wang, Wen Chen, and Jayanta Bhadra. 2017. Feature extraction from design documents to enable rule learning for improving assertion coverage. In Proceedings of the 22nd Asia and South Pacific Design Automation Conference (ASP-DAC\u201917). IEEE, 51\u201356."},{"key":"e_1_3_1_134_2","doi-asserted-by":"crossref","first-page":"11","DOI":"10.1109\/HLDVT.2006.320005","volume-title":"Proceedings of the IEEE International High Level Design Validation and Test Workshop","author":"Hsueh Hsiou-Wen","year":"2006","unstructured":"Hsiou-Wen Hsueh and Kerstin Eder. 2006. Test directive generation for functional coverage closure using inductive logic programming. In Proceedings of the IEEE International High Level Design Validation and Test Workshop. IEEE, 11\u201318."},{"issue":"04","key":"e_1_3_1_135_2","doi-asserted-by":"crossref","first-page":"2150074","DOI":"10.1142\/S0218126621500742","article-title":"A path-based equivalence checking method between system level and RTL descriptions using machine learning","volume":"30","author":"Hu Jian","year":"2021","unstructured":"Jian Hu, Yongyang Hu, Qi Lv, Wentao Wang, Guanwu Wang, Guilin Chen, Kang Wang, Yun Kang, and Haitao Yang. 2021. A path-based equivalence checking method between system level and RTL descriptions using machine learning. J. Circ. Syst. Comput. 30, 04 (2021), 2150074.","journal-title":"J. Circ. Syst. Comput."},{"key":"e_1_3_1_136_2","first-page":"129","volume-title":"Proceedings of the 17th International Symposium on Quality Electronic Design (ISQED\u201916)","author":"Hu Jian","year":"2016","unstructured":"Jian Hu, Tun Li, and Sikun Li. 2016. Equivalence checking between SLM and RTL using machine learning techniques. In Proceedings of the 17th International Symposium on Quality Electronic Design (ISQED\u201916). IEEE, 129\u2013134."},{"issue":"2","key":"e_1_3_1_137_2","doi-asserted-by":"crossref","first-page":"243","DOI":"10.1007\/s11390-005-0243-6","article-title":"Microarchitecture of the godson-2 processor","volume":"20","author":"Hu Wei-Wu","year":"2005","unstructured":"Wei-Wu Hu, Fu-Xin Zhang, and Zu-Song Li. 2005. Microarchitecture of the godson-2 processor. J. Comput. Sci. Technol. 20, 2 (2005), 243\u2013249.","journal-title":"J. Comput. Sci. Technol."},{"key":"e_1_3_1_138_2","unstructured":"William Hughes Sandeep Srinivasan Rohit Suvarna and Maithilee Kulkarni. 2019. Optimizing design verification using machine learning: Doing better than random. Retrieved from https:\/\/arXiv:1909.13168"},{"key":"e_1_3_1_139_2","unstructured":"IBM. 2022. IBM z10. Retrieved June 2022 from http:\/\/en.wikipedia.org\/wiki\/IBM_z10"},{"key":"e_1_3_1_140_2","volume-title":"Proceedings of the Design and Verification Conference and Exhibition (DVCon\u201917)","author":"Ikram Shahid","year":"2017","unstructured":"Shahid Ikram and Jim Ellis. 2017. Dynamic regression suite generation using coverage-based clustering. In Proceedings of the Design and Verification Conference and Exhibition (DVCon\u201917)."},{"key":"e_1_3_1_141_2","doi-asserted-by":"crossref","DOI":"10.1145\/3310205","volume-title":"Data Cleaning","author":"Ilyas Ihab F.","year":"2019","unstructured":"Ihab F. Ilyas and Xu Chu. 2019. Data Cleaning. Morgan & Claypool."},{"key":"e_1_3_1_142_2","unstructured":"Global Market Insights. 2023. Hardware-Assisted Verification Market - By Platform (Hardware Emulation FPGA Prototyping) By Application (Automotive Consumer Electronics Industrial Aerospace & Defense Medical Telecom) & Global Forecast 2023\u20132032. Retrieved from https:\/\/www.gminsights.com\/toc\/detail\/hardware-assisted-verification-market"},{"issue":"1","key":"e_1_3_1_143_2","doi-asserted-by":"crossref","first-page":"1","DOI":"10.1145\/2071356.2071363","article-title":"Coverage-directed test generation automated by machine learning\u2013a review","volume":"17","author":"Ioannides Charalambos","year":"2012","unstructured":"Charalambos Ioannides and Kerstin I Eder. 2012. Coverage-directed test generation automated by machine learning\u2013a review. ACM Trans. Design Autom. Electr. Syst. 17, 1 (2012), 1\u201321.","journal-title":"ACM Trans. Design Autom. Electr. Syst."},{"key":"e_1_3_1_144_2","article-title":"Deepmath-deep sequence models for premise selection","volume":"29","author":"Irving Geoffrey","year":"2016","unstructured":"Geoffrey Irving, Christian Szegedy, Alexander A Alemi, Niklas E\u00e9n, Fran\u00e7ois Chollet, and Josef Urban. 2016. Deepmath-deep sequence models for premise selection. Adv. Neural Info. Process. Syst. 29 (2016).","journal-title":"Adv. Neural Info. Process. Syst."},{"key":"e_1_3_1_145_2","first-page":"15","volume-title":"Proceedings of the 3rd Novel Intelligent and Leading Emerging Sciences Conference (NILES\u201921)","author":"Ismail Khaled A.","year":"2021","unstructured":"Khaled A. Ismail and Mohamed A. Abd El Ghany. 2021. High performance machine learning models for functional verification of hardware designs. In Proceedings of the 3rd Novel Intelligent and Leading Emerging Sciences Conference (NILES\u201921). IEEE, 15\u201318."},{"issue":"21","key":"e_1_3_1_146_2","doi-asserted-by":"crossref","first-page":"2688","DOI":"10.3390\/electronics10212688","article-title":"Survey on machine learning algorithms enhancing the functional verification process","volume":"10","author":"Ismail Khaled A.","year":"2021","unstructured":"Khaled A. Ismail and Mohamed A. Ghany. 2021. Survey on machine learning algorithms enhancing the functional verification process. Electronics 10, 21 (2021), 2688.","journal-title":"Electronics"},{"key":"e_1_3_1_147_2","volume-title":"Proceedings of the Design and Verification Conference and Exhibition (DVCon\u201921)","author":"Jayasree V.","year":"2021","unstructured":"V. Jayasree. 2021. Machine learning for coverage analysis in design verification. In Proceedings of the Design and Verification Conference and Exhibition (DVCon\u201921)."},{"key":"e_1_3_1_148_2","first-page":"378","volume-title":"Proceedings of the 6th Conference on Artificial Intelligence and Theorem Proving","author":"Jiang Albert Qiaochu","year":"2021","unstructured":"Albert Qiaochu Jiang, Wenda Li, Jesse Michael Han, and Yuhuai Wu. 2021. LISA: Language models of ISAbelle proofs. In Proceedings of the 6th Conference on Artificial Intelligence and Theorem Proving. 378\u2013392."},{"key":"e_1_3_1_149_2","first-page":"87","volume-title":"Proceedings of the International Conference on Artificial Intelligence and Symbolic Computation","author":"Jiang Yaqing","year":"2018","unstructured":"Yaqing Jiang, Petros Papapanagiotou, and Jacques Fleuriot. 2018. Machine learning for inductive theorem proving. In Proceedings of the International Conference on Artificial Intelligence and Symbolic Computation. Springer, 87\u2013103."},{"key":"e_1_3_1_150_2","first-page":"1","volume-title":"Proceedings of the 44th Annual International Symposium on Computer Architecture","author":"Jouppi Norman P.","year":"2017","unstructured":"Norman P. Jouppi, Cliff Young, Nishant Patil, David Patterson, Gaurav Agrawal, Raminder Bajwa, Sarah Bates, Suresh Bhatia, Nan Boden, Al Borchers et\u00a0al. 2017. In-datacenter performance analysis of a tensor processing unit. In Proceedings of the 44th Annual International Symposium on Computer Architecture. 1\u201312."},{"key":"e_1_3_1_151_2","first-page":"73","volume-title":"Proceedings of the International Symposium on Physical Design","author":"Kahng Andrew B.","year":"2022","unstructured":"Andrew B. Kahng. 2022. Leveling Up: A trajectory of OpenROAD, TILOS and beyond. In Proceedings of the International Symposium on Physical Design. 73\u201379."},{"issue":"2","key":"e_1_3_1_152_2","doi-asserted-by":"crossref","first-page":"173","DOI":"10.1007\/s10817-014-9303-3","article-title":"Learning-assisted automated reasoning with Flyspeck","volume":"53","author":"Kaliszyk Cezary","year":"2014","unstructured":"Cezary Kaliszyk and Josef Urban. 2014. Learning-assisted automated reasoning with Flyspeck. J. Autom. Reason. 53, 2 (2014), 173\u2013213.","journal-title":"J. Autom. Reason."},{"issue":"2","key":"e_1_3_1_153_2","doi-asserted-by":"crossref","first-page":"7","DOI":"10.1109\/MM.2010.38","article-title":"Power7: IBM\u2019s next-generation server processor","volume":"30","author":"Kalla Ron","year":"2010","unstructured":"Ron Kalla, Balaram Sinharoy, William J. Starke, and Michael Floyd. 2010. Power7: IBM\u2019s next-generation server processor. IEEE Micro 30, 2 (2010), 7\u201315.","journal-title":"IEEE Micro"},{"key":"e_1_3_1_154_2","doi-asserted-by":"crossref","first-page":"848","DOI":"10.1145\/2024724.2024914","volume-title":"Proceedings of the 48th ACM\/EDAC\/IEEE Design Automation Conference (DAC)","author":"Katz Yoav","year":"2011","unstructured":"Yoav Katz, Michal Rimon, Avi Ziv, and Gai Shaked. 2011. Learning microarchitectural behaviors to improve stimuli generation quality. In Proceedings of the 48th ACM\/EDAC\/IEEE Design Automation Conference (DAC). IEEE, 848\u2013853."},{"issue":"2","key":"e_1_3_1_155_2","doi-asserted-by":"crossref","first-page":"123","DOI":"10.1145\/307988.307989","article-title":"Formal verification in hardware design: A survey","volume":"4","author":"Kern Christoph","year":"1999","unstructured":"Christoph Kern and Mark R. Greenstreet. 1999. Formal verification in hardware design: A survey. ACM Trans. Design Autom. Electr. Syst. 4, 2 (1999), 123\u2013193.","journal-title":"ACM Trans. Design Autom. Electr. Syst."},{"key":"e_1_3_1_156_2","first-page":"2676","volume-title":"Proceedings of the 56th Annual Meeting of the Association for Computational Linguistics","author":"Kitaev Nikita","year":"2018","unstructured":"Nikita Kitaev and Dan Klein. 2018. Constituency parsing with a self-attentive encoder. In Proceedings of the 56th Annual Meeting of the Association for Computational Linguistics. 2676\u20132686."},{"key":"e_1_3_1_157_2","doi-asserted-by":"crossref","first-page":"695","DOI":"10.1145\/37888.38000","volume-title":"Proceedings of the 24th ACM\/IEEE Design Automation Conference","author":"Krishnamurthy Balakrishnan","year":"1987","unstructured":"Balakrishnan Krishnamurthy. 1987. A dynamic programming approach to the test point insertion problem. In Proceedings of the 24th ACM\/IEEE Design Automation Conference. IEEE, 695\u2013705."},{"key":"e_1_3_1_158_2","doi-asserted-by":"crossref","first-page":"129","DOI":"10.1145\/3380446.3430643","volume-title":"Proceedings of the ACM\/IEEE 2nd Workshop on Machine Learning for CAD (MLCAD\u201920)","author":"Krishnamurthy Prashanth","year":"2020","unstructured":"Prashanth Krishnamurthy, Animesh Basak Chowdhury, Benjamin Tan, Farshad Khorrami, and Ramesh Karri. 2020. Explaining and interpreting machine learning CAD decisions: An IC testing case study. In Proceedings of the ACM\/IEEE 2nd Workshop on Machine Learning for CAD (MLCAD\u201920). IEEE, 129\u2013134."},{"key":"e_1_3_1_159_2","doi-asserted-by":"crossref","first-page":"202","DOI":"10.1016\/j.ins.2021.02.031","article-title":"Explainable classification by learning human-readable sentences in feature subsets","volume":"564","author":"Krishnamurthy Prashanth","year":"2021","unstructured":"Prashanth Krishnamurthy, Alireza Sarmadi, and Farshad Khorrami. 2021. Explainable classification by learning human-readable sentences in feature subsets. Info. Sci. 564 (2021), 202\u2013219.","journal-title":"Info. Sci."},{"key":"e_1_3_1_160_2","doi-asserted-by":"crossref","first-page":"263","DOI":"10.1109\/DAC.1997.597155","volume-title":"Proceedings of the 34th Annual Design Automation Conference","author":"Kuehlmann Andreas","year":"1997","unstructured":"Andreas Kuehlmann and Florian Krohm. 1997. Equivalence checking using cuts and heaps. In Proceedings of the 34th Annual Design Automation Conference. 263\u2013268."},{"issue":"2","key":"e_1_3_1_161_2","doi-asserted-by":"crossref","first-page":"91","DOI":"10.1007\/s10817-015-9329-1","article-title":"MaLeS: A framework for automatic tuning of automated theorem provers","volume":"55","author":"K\u00fchlwein Daniel","year":"2015","unstructured":"Daniel K\u00fchlwein and Josef Urban. 2015. MaLeS: A framework for automatic tuning of automated theorem provers. J. Autom. Reason. 55, 2 (2015), 91\u2013116.","journal-title":"J. Autom. Reason."},{"key":"e_1_3_1_162_2","volume-title":"Improving Coverage of Simulation-based Design Verification using Machine Learning Techniques","author":"Kulkarni Maithilee Rajendra","year":"2019","unstructured":"Maithilee Rajendra Kulkarni et\u00a0al. 2019. Improving Coverage of Simulation-based Design Verification using Machine Learning Techniques. Ph.D. Dissertation."},{"key":"e_1_3_1_163_2","first-page":"3682","volume-title":"Proceedings of the 30th International Conference on Neural Information Processing Systems","author":"Kulkarni Tejas D.","year":"2016","unstructured":"Tejas D. Kulkarni, Karthik R. Narasimhan, Ardavan Saeedi, and Joshua B. Tenenbaum. 2016. Hierarchical deep reinforcement learning: Integrating temporal abstraction and intrinsic motivation. In Proceedings of the 30th International Conference on Neural Information Processing Systems. 3682\u20133690."},{"key":"e_1_3_1_164_2","first-page":"9608","article-title":"Can q-learning with graph networks learn a generalizable branching heuristic for a SAT solver?","volume":"33","author":"Kurin Vitaly","year":"2020","unstructured":"Vitaly Kurin, Saad Godil, Shimon Whiteson, and Bryan Catanzaro. 2020. Can q-learning with graph networks learn a generalizable branching heuristic for a SAT solver? Adv. Neural Info. Process. Syst. 33 (2020), 9608\u20139621.","journal-title":"Adv. Neural Info. Process. Syst."},{"key":"e_1_3_1_165_2","first-page":"146","volume-title":"Proceedings of the Workshop on (Constraint) Logic Programming (WLP\u201994)","author":"Lavrac Nada","year":"1994","unstructured":"Nada Lavrac and Saso Dzeroski. 1994. Inductive logic programming. In Proceedings of the Workshop on (Constraint) Logic Programming (WLP\u201994). Springer, 146\u2013160."},{"issue":"2","key":"e_1_3_1_166_2","first-page":"153","article-title":"Subgroup discovery with CN2-SD","volume":"5","author":"Lavrac Nada","year":"2004","unstructured":"Nada Lavrac, Branko Kavsek, Peter Flach, and Ljupco Todorovski. 2004. Subgroup discovery with CN2-SD. J. Mach. Learn. Res. 5, 2 (2004), 153\u2013188.","journal-title":"J. Mach. Learn. Res."},{"key":"e_1_3_1_167_2","first-page":"210","volume-title":"Proceedings of the IEEE\/ACM International Conference on Computer-Aided Design (ICCAD\u201912)","author":"Liu Lingyi","year":"2012","unstructured":"Lingyi Liu, Chen-Hsuan Lin, and Shobha Vasudevan. 2012. Word level feature discovery to enhance quality of assertion mining. In Proceedings of the IEEE\/ACM International Conference on Computer-Aided Design (ICCAD\u201912). IEEE, 210\u2013217."},{"key":"e_1_3_1_168_2","volume-title":"Automated Theorem Proving: A Logical Basis","author":"Loveland Donald W.","year":"2016","unstructured":"Donald W. Loveland. 2016. Automated Theorem Proving: A Logical Basis. Elsevier."},{"key":"e_1_3_1_169_2","unstructured":"Codasip Ltd.2022. Codix Cobalt Processor Specification. Retrieved May 2022 from https:\/\/riscv.org\/wp-content\/uploads\/2016\/07\/Tue1430_RISC-V_Codasip-SecureRF_2016-07-12.pdf"},{"issue":"9","key":"e_1_3_1_170_2","doi-asserted-by":"crossref","first-page":"1409","DOI":"10.1109\/TCAD.2013.2259540","article-title":"Efficient gr\u00f6bner basis reductions for formal verification of galois field arithmetic circuits","volume":"32","author":"Lv Jinpeng","year":"2013","unstructured":"Jinpeng Lv, Priyank Kalla, and Florian Enescu. 2013. Efficient gr\u00f6bner basis reductions for formal verification of galois field arithmetic circuits. IEEE Trans. Comput.-Aided Design Integr. Circ. Syst. 32, 9 (2013), 1409\u20131420.","journal-title":"IEEE Trans. Comput.-Aided Design Integr. Circ. Syst."},{"key":"e_1_3_1_171_2","first-page":"1","volume-title":"Proceedings of the 56th Annual Design Automation Conference","author":"Ma Yuzhe","year":"2019","unstructured":"Yuzhe Ma, Haoxing Ren, Brucek Khailany, Harbinder Sikka, Lijuan Luo, Karthikeyan Natarajan, and Bei Yu. 2019. High performance graph convolutional networks with applications in testability analysis. In Proceedings of the 56th Annual Design Automation Conference. 1\u20136."},{"issue":"2","key":"e_1_3_1_172_2","doi-asserted-by":"crossref","first-page":"202","DOI":"10.1109\/TSM.2010.2096437","article-title":"Fifty years of Moore\u2019s law","volume":"24","author":"Mack Chris A.","year":"2011","unstructured":"Chris A. Mack. 2011. Fifty years of Moore\u2019s law. IEEE Trans. Semicond. Manufact. 24, 2 (2011), 202\u2013207.","journal-title":"IEEE Trans. Semicond. Manufact."},{"key":"e_1_3_1_173_2","first-page":"1","volume-title":"Proceedings of the IEEE\/ACM International Conference on Computer-Aided Design (ICCAD\u201918)","author":"Mahzoon Alireza","year":"2018","unstructured":"Alireza Mahzoon, Daniel Gro\u00dfe, and Rolf Drechsler. 2018. PolyCleaner: Clean your polynomials before backward rewriting to verify million-gate multipliers. In Proceedings of the IEEE\/ACM International Conference on Computer-Aided Design (ICCAD\u201918). IEEE, 1\u20138."},{"key":"e_1_3_1_174_2","first-page":"1","volume-title":"Proceedings of the 56th Annual Design Automation Conference","author":"Mahzoon Alireza","year":"2019","unstructured":"Alireza Mahzoon, Daniel Gro\u00dfe, and Rolf Drechsler. 2019. RevSCA: Using reverse engineering to bring light into backward rewriting for big and dirty multipliers. In Proceedings of the 56th Annual Design Automation Conference. 1\u20136."},{"key":"e_1_3_1_175_2","first-page":"32","volume-title":"Proceedings of the 33rd IEEE International Conference on Computer Design (ICCD\u201915)","author":"Maksimovic Djordje","year":"2015","unstructured":"Djordje Maksimovic, Andreas Veneris, and Zissis Poulos. 2015. Clustering-based revision debug in regression verification. In Proceedings of the 33rd IEEE International Conference on Computer Design (ICCD\u201915). IEEE, 32\u201337."},{"issue":"8","key":"e_1_3_1_176_2","doi-asserted-by":"crossref","first-page":"76","DOI":"10.1145\/1536616.1536637","article-title":"Boolean satisfiability from theoretical hardness to practical success","volume":"52","author":"Malik Sharad","year":"2009","unstructured":"Sharad Malik and Lintao Zhang. 2009. Boolean satisfiability from theoretical hardness to practical success. Commun. ACM 52, 8 (2009), 76\u201382.","journal-title":"Commun. ACM"},{"key":"e_1_3_1_177_2","first-page":"1","volume-title":"Proceedings of the IEEE\/ACM International Conference on Computer-Aided Design (ICCAD\u201916)","author":"Mammo Biruk","year":"2016","unstructured":"Biruk Mammo, Milind Furia, Valeria Bertacco, Scott Mahlke, and Daya S. Khudia. 2016. BugMD: Automatic mismatch diagnosis for bug triaging. In Proceedings of the IEEE\/ACM International Conference on Computer-Aided Design (ICCAD\u201916). IEEE, 1\u20137."},{"key":"e_1_3_1_178_2","volume-title":"Proceedings of the Design and Verification Conference and Exhibition (DVCon\u201918)","author":"Mandouh Eman El","year":"2018","unstructured":"Eman El Mandouh, Laila Maher, Moutaz Ahmed, Yasmin ElSharnoby, and Amr G. Wassal. 2018. Guiding functional verification regression analysis using machine learning and big data methods. In Proceedings of the Design and Verification Conference and Exhibition (DVCon\u201918)."},{"key":"e_1_3_1_179_2","volume-title":"The PowerPC Architecture: A Specification for a New Family of RISC Processors","author":"May Cathy","year":"1994","unstructured":"Cathy May, Ed Silha, Rick Simpson, Hank Warren, and Corporate International Business Machines, Inc. 1994. The PowerPC Architecture: A Specification for a New Family of RISC Processors. Morgan Kaufmann Publishers Inc."},{"key":"e_1_3_1_180_2","volume-title":"Metamath: A Computer Language for Mathematical Proofs","author":"Megill Norman","year":"2019","unstructured":"Norman Megill and David A. Wheeler. 2019. Metamath: A Computer Language for Mathematical Proofs. Lulu.com."},{"issue":"6","key":"e_1_3_1_181_2","doi-asserted-by":"crossref","first-page":"1","DOI":"10.1145\/3457607","article-title":"A survey on bias and fairness in machine learning","volume":"54","author":"Mehrabi Ninareh","year":"2021","unstructured":"Ninareh Mehrabi, Fred Morstatter, Nripsuta Saxena, Kristina Lerman, and Aram Galstyan. 2021. A survey on bias and fairness in machine learning. ACM Comput. Surveys 54, 6 (2021), 1\u201335.","journal-title":"ACM Comput. Surveys"},{"key":"e_1_3_1_182_2","doi-asserted-by":"crossref","DOI":"10.1007\/978-1-4613-0457-9","volume-title":"Mathematical Classification and Clustering","author":"Mirkin Boris","year":"1996","unstructured":"Boris Mirkin. 1996. Mathematical Classification and Clustering. Vol. 11. Springer Science & Business Media."},{"issue":"1","key":"e_1_3_1_183_2","doi-asserted-by":"crossref","first-page":"82","DOI":"10.1109\/JPROC.1998.658762","article-title":"Cramming more components onto integrated circuits","volume":"86","author":"Moore Gordon E.","year":"1998","unstructured":"Gordon E. Moore. 1998. Cramming more components onto integrated circuits. Proc. IEEE 86, 1 (1998), 82\u201385.","journal-title":"Proc. IEEE"},{"key":"e_1_3_1_184_2","first-page":"530","volume-title":"Proceedings of the 38th Annual Design Automation Conference","author":"Moskewicz Matthew W.","year":"2001","unstructured":"Matthew W. Moskewicz, Conor F. Madigan, Ying Zhao, Lintao Zhang, and Sharad Malik. 2001. Chaff: Engineering an efficient SAT solver. In Proceedings of the 38th Annual Design Automation Conference. 530\u2013535."},{"key":"e_1_3_1_185_2","first-page":"337","volume-title":"Proceedings of the International Conference on Tools and Algorithms for the Construction and Analysis of Systems","author":"Moura Leonardo de","year":"2008","unstructured":"Leonardo de Moura and Nikolaj Bj\u00f8rner. 2008. Z3: An efficient SMT solver. In Proceedings of the International Conference on Tools and Algorithms for the Construction and Analysis of Systems. Springer, 337\u2013340."},{"key":"e_1_3_1_186_2","unstructured":"Prasita Mukherjee and Tiark Rompf. 2021. A GNN based approach to LTL model checking. Retrieved from https:\/\/arXiv:2110.14824"},{"key":"e_1_3_1_187_2","unstructured":"M. Saqib Nawaz Moin Malik Yi Li Meng Sun and M. Lali. 2019. A survey on theorem provers in formal methods. Retrieved from https:\/\/arXiv:1912.03028"},{"key":"e_1_3_1_188_2","unstructured":"Alex Nichol Joshua Achiam and John Schulman. 2018. On first-order meta-learning algorithms. Retrieved from https:\/\/arXiv:1803.02999"},{"key":"e_1_3_1_189_2","unstructured":"Erik Nijkamp Bo Pang Hiroaki Hayashi Lifu Tu Huan Wang Yingbo Zhou Silvio Savarese and Caiming Xiong. 2022. Codegen: An open large language model for code with multi-turn program synthesis. Retrieved from https:\/\/arXiv:2203.13474"},{"key":"e_1_3_1_190_2","doi-asserted-by":"crossref","DOI":"10.1007\/3-540-45949-9","volume-title":"Isabelle\/HOL: A Proof Assistant for Higher-order Logic","author":"Nipkow Tobias","year":"2002","unstructured":"Tobias Nipkow, Markus Wenzel, and Lawrence C. Paulson. 2002. Isabelle\/HOL: A Proof Assistant for Higher-order Logic. Springer."},{"key":"e_1_3_1_191_2","volume-title":"Proceedings of the Design and Verification Conference and Exhibition (DVCon\u201923)","author":"Obana Eric","year":"2023","unstructured":"Eric Obana. 2023. Closing functional coverage with deep reinforcement learning: A compression encoder example. In Proceedings of the Design and Verification Conference and Exhibition (DVCon\u201923)."},{"key":"e_1_3_1_192_2","unstructured":"Andreas Olofsson. 2017. Intelligent design of electronic assets (IDEA) & posh open source hardware (POSH). Retrieved from https:\/\/www.darpa.mil\/attachments\/eri_design_proposers_day.pdf"},{"key":"e_1_3_1_193_2","unstructured":"Oracle. 2024. OpenSPARC. Retrieved March 2024 from https:\/\/www.oracle.com\/servers\/technologies\/opensparc.html"},{"key":"e_1_3_1_194_2","unstructured":"OpenAI. 2021. OpenAI CodeX. Retrieved from https:\/\/openai.com\/blog\/openai-codex"},{"key":"e_1_3_1_195_2","unstructured":"OpenAI. 2023. GPT-4. Retrieved from https:\/\/openai.com\/research\/gpt-4"},{"key":"e_1_3_1_196_2","unstructured":"OpenCores. 2022. OpenCores Benchmarks. Retrieved May 2022 from https:\/\/opencores.org\/"},{"key":"e_1_3_1_197_2","volume-title":"The OpenROAD Project","year":"2022","unstructured":"OpenROAD. 2022. The OpenROAD Project. Retrieved September 2022 from https:\/\/theopenroadproject.org\/"},{"key":"e_1_3_1_198_2","first-page":"133","volume-title":"Proceedings of the International Conference on Tools and Algorithms for the Construction and Analysis of Systems","author":"Osama Muhammad","year":"2021","unstructured":"Muhammad Osama, Anton Wijs, and Armin Biere. 2021. SAT solving with GPU accelerated inprocessing. In Proceedings of the International Conference on Tools and Algorithms for the Construction and Analysis of Systems. Springer, 133\u2013151."},{"key":"e_1_3_1_199_2","doi-asserted-by":"crossref","unstructured":"Emils Ozolins Karlis Freivalds Andis Draguns Eliza Gaile Ronalds Zakovskis and Sergejs Kozlovics. 2021. Goal-aware neural SAT solver. Retrieved from https:\/\/arXiv:2106.07162","DOI":"10.1109\/IJCNN55064.2022.9892733"},{"key":"e_1_3_1_200_2","volume-title":"Proceedings of the 2nd Document Intelligence Workshop at KDD","author":"Parthasarathy Ganapathy","year":"2021","unstructured":"Ganapathy Parthasarathy, Saurav Nanda, Parivesh Choudhary, and Pawan Patil. 2021. SpecToSVA: Circuit specification document to systemverilog assertion translation. In Proceedings of the 2nd Document Intelligence Workshop at KDD."},{"key":"e_1_3_1_201_2","first-page":"281","volume-title":"Proceedings of the 27th Asia and South Pacific Design Automation Conference (ASP-DAC\u201922)","author":"Parthasarathy Ganapathy","year":"2022","unstructured":"Ganapathy Parthasarathy, Aabid Rushdi, Parivesh Choudhary, Saurav Nanda, Malan Evans, Hansika Gunasekara, and Sridhar Rajakumar. 2022. RTL regression test selection using machine learning. In Proceedings of the 27th Asia and South Pacific Design Automation Conference (ASP-DAC\u201922). IEEE, 281\u2013287."},{"key":"e_1_3_1_202_2","volume-title":"Computer Organization and Design: The Hardware Software Interface ARM Edition (1st ed.)","author":"Patterson David A.","year":"2016","unstructured":"David A. Patterson and John L. Hennessy. 2016. Computer Organization and Design: The Hardware Software Interface ARM Edition (1st ed.). Morgan Kaufmann Publishers Inc."},{"key":"e_1_3_1_203_2","doi-asserted-by":"crossref","first-page":"27","DOI":"10.1145\/3380446.3430634","volume-title":"Proceedings of the ACM\/IEEE Workshop on Machine Learning for CAD","author":"Pearce Hammond","year":"2020","unstructured":"Hammond Pearce, Benjamin Tan, and Ramesh Karri. 2020. Dave: Deriving automatically verilog from English. In Proceedings of the ACM\/IEEE Workshop on Machine Learning for CAD. 27\u201332."},{"key":"e_1_3_1_204_2","first-page":"727","volume-title":"Proceedings of the 17th International Conference on Machine Learning","author":"Pelleg Dan","year":"2000","unstructured":"Dan Pelleg and Andrew W. Moore. 2000. X-means: Extending k-means with efficient estimation of the number of clusters. In Proceedings of the 17th International Conference on Machine Learning. 727\u2013734."},{"key":"e_1_3_1_205_2","first-page":"69","article-title":"e-GRIDS: Computationally efficient gramatical inference from positive examples.","volume":"7","author":"Petasis Georgios","year":"2004","unstructured":"Georgios Petasis, Georgios Paliouras, Vangelis Karkaletsis, Constantine Halatsis, and Constantine D. Spyropoulos. 2004. e-GRIDS: Computationally efficient gramatical inference from positive examples. Grammars 7 (2004), 69\u2013110.","journal-title":"Grammars"},{"key":"e_1_3_1_206_2","volume-title":"Functional Verification Coverage Measurement and Analysis","author":"Piziali Andrew","year":"2007","unstructured":"Andrew Piziali. 2007. Functional Verification Coverage Measurement and Analysis. Springer Science & Business Media."},{"key":"e_1_3_1_207_2","unstructured":"Plasma. 2022. Plasma\/MIPS CPU. Retrieved June 2022 from http:\/\/www.opencores.com\/project plasma"},{"key":"e_1_3_1_208_2","first-page":"73","volume-title":"Proceedings of the IEEE 19th International On-Line Testing Symposium (IOLTS\u201913)","author":"Poulos Zissis","year":"2013","unstructured":"Zissis Poulos, Yu-Shen Yang, and Andreas Veneris. 2013. A failure triage engine based on error trace signature extraction. In Proceedings of the IEEE 19th International On-Line Testing Symposium (IOLTS\u201913). IEEE, 73\u201378."},{"key":"e_1_3_1_209_2","unstructured":"71 IBEX project contributors. 2016. IBEX RTL source. Retrieved from https:\/\/github.com\/lowRISC\/ibex"},{"key":"e_1_3_1_210_2","volume-title":"A study on Machine Learning-based Hardware Bug Localization","author":"Rajashekar Sanjay","year":"2020","unstructured":"Sanjay Rajashekar. 2020. A study on Machine Learning-based Hardware Bug Localization. Ph.D. Dissertation."},{"key":"e_1_3_1_211_2","doi-asserted-by":"crossref","first-page":"87","DOI":"10.1201\/9781315373515-4","volume-title":"Data Clustering","author":"Reddy Chandan K.","year":"2018","unstructured":"Chandan K. Reddy and Bhanukiran Vinzamuri. 2018. A survey of partitional and hierarchical clustering algorithms. In Data Clustering. Chapman and Hall\/CRC, 87\u2013110."},{"issue":"9","key":"e_1_3_1_212_2","first-page":"1","article-title":"A survey of deep active learning","volume":"54","author":"Ren Pengzhen","year":"2021","unstructured":"Pengzhen Ren, Yun Xiao, Xiaojun Chang, Po-Yao Huang, Zhihui Li, Brij B. Gupta, Xiaojiang Chen, and Xin Wang. 2021. A survey of deep active learning. ACM Comput. Surveys 54, 9 (2021), 1\u201340.","journal-title":"ACM Comput. Surveys"},{"key":"e_1_3_1_213_2","first-page":"23","volume-title":"Proceedings of the Conference on Formal Methods in Computer Aided Design (FMCAD\u201917)","author":"Ritirc Daniela","year":"2017","unstructured":"Daniela Ritirc, Armin Biere, and Manuel Kauers. 2017. Column-wise verification of multipliers using computer algebra. In Proceedings of the Conference on Formal Methods in Computer Aided Design (FMCAD\u201917). IEEE, 23\u201330."},{"key":"e_1_3_1_214_2","unstructured":"Lauro Rizzatti. 2021. Hardware Emulation Embraces Machine Learning. Retrieved from https:\/\/www.eeweb.com\/hardware-emulation-embraces-machine-learning\/"},{"key":"e_1_3_1_215_2","first-page":"147","volume-title":"Proceedings of the 17th IFIP International Conference on Very Large Scale Integration (VLSI-SoC\u201909)","author":"Romero Edgar","year":"2009","unstructured":"Edgar Romero, Raul Acosta, Marius Strum, and Wang Jiang Chau. 2009. Support vector machine coverage driven verification for communication cores. In Proceedings of the 17th IFIP International Conference on Very Large Scale Integration (VLSI-SoC\u201909). IEEE, 147\u2013152."},{"key":"e_1_3_1_216_2","volume-title":"Proceedings of the Design and Verification Conference and Exhibition (DVCon\u201918)","author":"Roy Rajarshi","year":"2018","unstructured":"Rajarshi Roy, Chinmay Duvedi, Saad Godil, and Mark Williams. 2018. Deep predictive coverage collection. In Proceedings of the Design and Verification Conference and Exhibition (DVCon\u201918)."},{"key":"e_1_3_1_217_2","first-page":"1","volume-title":"Proceedings of the 27th International Symposium on Power and Timing Modeling, Optimization and Simulation (PATMOS\u201917)","author":"Schiavone Pasquale Davide","year":"2017","unstructured":"Pasquale Davide Schiavone, Francesco Conti, Davide Rossi, Michael Gautschi, Antonio Pullini, Eric Flamand, and Luca Benini. 2017. Slow and steady wins the race? A comparison of ultra-low-power RISC-V cores for internet-of-things applications. In Proceedings of the 27th International Symposium on Power and Timing Modeling, Optimization and Simulation (PATMOS\u201917). IEEE, 1\u20138."},{"key":"e_1_3_1_218_2","volume-title":"Next Generation Verification for the Era of AI\/ML and 5G","author":"Schirrmeister Frank","year":"2022","unstructured":"Frank Schirrmeister, Pete Hardee, Larry Melling, Amit Dua, and Moshik Rubin. 2022. Next Generation Verification for the Era of AI\/ML and 5G. Retrieved July 2022 from https:\/\/dvcon-proceedings.org\/document\/next-generation-verification-for-the-era-of-ai-ml-and-5g\/"},{"issue":"2","key":"e_1_3_1_219_2","first-page":"111","article-title":"E\u2013a brainiac theorem prover","volume":"15","author":"Schulz Stephan","year":"2002","unstructured":"Stephan Schulz. 2002. E\u2013a brainiac theorem prover. AI Commun. 15, 2-3 (2002), 111\u2013126.","journal-title":"AI Commun."},{"key":"e_1_3_1_220_2","first-page":"495","volume-title":"Proceedings of the 27th International Conference on Automated Deduction","author":"Schulz Stephan","year":"2019","unstructured":"Stephan Schulz, Simon Cruanes, and Petar Vukmirovi\u0107. 2019. Faster, higher, stronger: E 2.3. In Proceedings of the 27th International Conference on Automated Deduction. Springer, 495\u2013507."},{"key":"e_1_3_1_221_2","volume-title":"Formal Verification: An Essential Toolkit for Modern VLSI Design","author":"Seligman Erik","year":"2015","unstructured":"Erik Seligman, Tom Schubert, and M. V. Achutha Kiran Kumar. 2015. Formal Verification: An Essential Toolkit for Modern VLSI Design. Morgan Kaufmann."},{"key":"e_1_3_1_222_2","first-page":"336","volume-title":"Proceedings of the International Conference on Theory and Applications of Satisfiability Testing","author":"Selsam Daniel","year":"2019","unstructured":"Daniel Selsam and Nikolaj Bj\u00f8rner. 2019. Guiding high-performance SAT solvers with unsat-core predictions. In Proceedings of the International Conference on Theory and Applications of Satisfiability Testing. Springer, 336\u2013353."},{"key":"e_1_3_1_223_2","volume-title":"Proceedings of the International Conference on Learning Representations","author":"Selsam Daniel","year":"2018","unstructured":"Daniel Selsam, Matthew Lamm, B. Benedikt, Percy Liang, Leonardo de Moura, David L. Dill et\u00a0al. 2018. Learning a SAT solver from single-bit supervision. In Proceedings of the International Conference on Learning Representations."},{"key":"e_1_3_1_224_2","first-page":"68","volume-title":"Proceedings of the 27th International Conference on VLSI Design and the 13th International Conference on Embedded Systems","author":"Sheridan David","year":"2014","unstructured":"David Sheridan, Lingyi Liu, Hyungsul Kim, and Shobha Vasudevan. 2014. A coverage guided mining approach for automatic generation of succinct assertions. In Proceedings of the 27th International Conference on VLSI Design and the 13th International Conference on Embedded Systems. IEEE, 68\u201373."},{"key":"e_1_3_1_225_2","unstructured":"Feng Shi Chonghan Lee Mohammad Khairul Bashar Nikhil Shukla Song-Chun Zhu and Vijaykrishnan Narayanan. 2021. Transformer-based machine learning for fast SAT solvers and logic synthesis. Retrieved from https:\/\/arXiv:2107.07116"},{"key":"e_1_3_1_226_2","first-page":"1","volume-title":"Proceedings of the 1st International Conference on AI-ML-Systems","author":"Shibu Aebel Joe","year":"2021","unstructured":"Aebel Joe Shibu and Pratyush Kumar. 2021. VeRLPy: Python library for verification of digital designs with reinforcement learning. In Proceedings of the 1st International Conference on AI-ML-Systems. 1\u20137."},{"key":"e_1_3_1_227_2","unstructured":"Hongsup Shin. 2019. Case study: Real-world machine learning application for hardware failure detection. Retrieved from https:\/\/www.semanticscholar.org\/paper\/Case-study%3A-Real-world-machine-learning-application-Shin\/34d6b71fc28975843f019a1222e593c589f8733b"},{"key":"e_1_3_1_228_2","doi-asserted-by":"crossref","unstructured":"Hongsup Shin. 2022. Efficient Bug Discovery with Machine Learning for Hardware Verification. Retrieved March 2022 from https:\/\/community.arm.com\/arm-research\/b\/articles\/posts\/efficient-bug-discovery-with-machine-learning-for-hardware-verification\/","DOI":"10.1109\/SOCC56010.2022.9908095"},{"key":"e_1_3_1_229_2","first-page":"151","volume-title":"Proceedings of the 32nd International Conference on Computer Aided Verification (CAV\u201920)","author":"Si Xujie","year":"2020","unstructured":"Xujie Si, Aaditya Naik, Hanjun Dai, Mayur Naik, and Le Song. 2020. Code2inv: A deep learning framework for program verification. In Proceedings of the 32nd International Conference on Computer Aided Verification (CAV\u201920). Springer, 151\u2013164."},{"key":"e_1_3_1_230_2","unstructured":"Siemens. 2022. Machine Learning to Accelerate Electronic Design. Retrieved March 2022 from https:\/\/webinars.sw.siemens.com\/machine-learning-to-accelerate\/"},{"key":"e_1_3_1_231_2","unstructured":"Siemens. 2022. Solido Characterization Suite. Retrieved March 2022 from https:\/\/resources.sw.siemens.com\/en-US\/white-paper-addressing-library-characterization-and-verification-challenges-using-ml"},{"key":"e_1_3_1_232_2","unstructured":"Siemens. 2022. Solido Variation Designer. Retrieved March 2022 from https:\/\/eda.sw.siemens.com\/en-US\/ic\/solido\/variation-designer\/"},{"key":"e_1_3_1_233_2","first-page":"50","volume-title":"Proceedings of the IEEE 4th International Conference on Artificial Intelligence Circuits and Systems (AICAS\u201922)","author":"Singireddy Suraj","year":"2022","unstructured":"Suraj Singireddy, Rickard Ewetz, and Sumit Jha. 2022. Deep learning toolkit-driven equivalence checking of flow-based computing systems. In Proceedings of the IEEE 4th International Conference on Artificial Intelligence Circuits and Systems (AICAS\u201922). IEEE, 50\u201353."},{"key":"e_1_3_1_234_2","volume-title":"Proceedings of the Design and Verification Conference and Exhibition (DVCon\u201917)","author":"Sokorac Stan","year":"2017","unstructured":"Stan Sokorac. 2017. Optimizing random test constraints using machine learning algorithms. In Proceedings of the Design and Verification Conference and Exhibition (DVCon\u201917)."},{"key":"e_1_3_1_235_2","volume-title":"SystemVerilog for Verification: A Guide to Learning the Testbench Language Features","author":"Spear Chris","year":"2008","unstructured":"Chris Spear. 2008. SystemVerilog for Verification: A Guide to Learning the Testbench Language Features. Springer Science & Business Media."},{"key":"e_1_3_1_236_2","volume-title":"Optimization for Machine Learning","author":"Sra Suvrit","year":"2012","unstructured":"Suvrit Sra, Sebastian Nowozin, and Stephen J. Wright. 2012. Optimization for Machine Learning. MIT Press."},{"key":"e_1_3_1_237_2","first-page":"377","volume-title":"Proceedings of the 1st International Conference on Formal Methods in Computer-Aided Design (FMCAD\u201996)","author":"Su Jeffrey X.","year":"1996","unstructured":"Jeffrey X. Su, David L. Dill, and Clark W. Barrett. 1996. Automatic generation of invariants in processor verification. In Proceedings of the 1st International Conference on Formal Methods in Computer-Aided Design (FMCAD\u201996). Springer, 377\u2013388."},{"key":"e_1_3_1_238_2","first-page":"576","volume-title":"Proceedings of the 9th Joint Meeting on Foundations of Software Engineering","author":"Sun Chengnian","year":"2013","unstructured":"Chengnian Sun and Siau-Cheng Khoo. 2013. Mining succinct predicated bug signatures. In Proceedings of the 9th Joint Meeting on Foundations of Software Engineering. 576\u2013586."},{"key":"e_1_3_1_239_2","first-page":"253","volume-title":"Proceedings of the IEEE Computer Society Annual Symposium on VLSI (ISVLSI\u201919)","author":"Sun Yang","year":"2019","unstructured":"Yang Sun and Spencer Millican. 2019. Test point insertion using artificial neural networks. In Proceedings of the IEEE Computer Society Annual Symposium on VLSI (ISVLSI\u201919). IEEE, 253\u2013258."},{"key":"e_1_3_1_240_2","volume-title":"Reinforcement Learning: An Introduction","author":"Sutton Richard S.","year":"2018","unstructured":"Richard S. Sutton and Andrew G. Barto. 2018. Reinforcement Learning: An Introduction. MIT Press."},{"key":"e_1_3_1_241_2","unstructured":"Synopsys. 2023. The Synopsys VCS functional verification. Retrieved July 2023 from https:\/\/www.synopsys.com\/verification\/simulation\/vcs.html"},{"key":"e_1_3_1_242_2","unstructured":"Synopsys. 2023. Formality Equivalence Checking. Retrieved June 2023 from https:\/\/www.synopsys.com\/implementation-and-signoff\/signoff\/formality-equivalence-checking.html"},{"key":"e_1_3_1_243_2","unstructured":"Synopsys. 2022. VC Formal. Retrieved March 2022 from https:\/\/www.synopsys.com\/verification\/static-and-formal-verification\/vc-formal.html"},{"key":"e_1_3_1_244_2","unstructured":"Synopsys. 2022. VC SpyGlas RTL Static Signoff Platform. Retrieved March 2022 from https:\/\/news.synopsys.com\/2020-02-27-Synopsys-Announces-Next-Generation-VC-SpyGlass-RTL-Static-Signoff-Platform"},{"issue":"4","key":"e_1_3_1_245_2","doi-asserted-by":"crossref","first-page":"36","DOI":"10.1109\/54.936247","article-title":"Coverage metrics for functional validation of hardware designs","volume":"18","author":"Tasiran Serdar","year":"2001","unstructured":"Serdar Tasiran and Kurt Keutzer. 2001. Coverage metrics for functional validation of hardware designs. IEEE Design Test Comput. 18, 4 (2001), 36\u201345.","journal-title":"IEEE Design Test Comput."},{"key":"e_1_3_1_246_2","first-page":"638","volume-title":"Proceedings of the 35th Annual Design Automation Conference","author":"Taylor Scott","year":"1998","unstructured":"Scott Taylor, Michael Quinn, Darren Brown, Nathan Dohm, Scot Hildebrandt, James Huggins, and Carl Ramey. 1998. Functional verification of a multiple-issue, out-of-order, superscalar Alpha processor-the DEC alpha 21264 microprocessor. In Proceedings of the 35th Annual Design Automation Conference. 638\u2013643."},{"key":"e_1_3_1_247_2","volume-title":"Proceedings of the Design and Verification Conference and Exhibition (DVCon\u201918)","author":"Truong Andy","year":"2018","unstructured":"Andy Truong, Daniel Hellstr\u00f6m, Harry Duque, and Lars Viklund. 2018. Clustering and Classification of UVM test failures using machine learning techniques. In Proceedings of the Design and Verification Conference and Exhibition (DVCon\u201918)."},{"issue":"4","key":"e_1_3_1_248_2","article-title":"Predicting formal verification resource needs (computation time and memory) through machine learning","volume":"10","author":"Twigg Jason","year":"2021","unstructured":"Jason Twigg, Erik Torkelson, and Nazanin Mansouri. 2021. Predicting formal verification resource needs (computation time and memory) through machine learning. J. Student Res. 10, 4 (2021).","journal-title":"J. Student Res."},{"key":"e_1_3_1_249_2","volume-title":"Proceedings of the Design and Verification Conference and Exhibition (DVCon\u201923)","author":"Vadanaparthi Srikanth","year":"2023","unstructured":"Srikanth Vadanaparthi, Pooja Ganesh, Dharmesh Mahay, and Malay Ganai. 2023. Accelerating functional verification through stabilization of testbench using AI\/ML. In Proceedings of the Design and Verification Conference and Exhibition (DVCon\u201923)."},{"issue":"7","key":"e_1_3_1_250_2","doi-asserted-by":"crossref","first-page":"814","DOI":"10.1109\/43.851997","article-title":"Sequential equivalence checking based on structural similarities","volume":"19","author":"Eijk C. A. J. Van","year":"2000","unstructured":"C. A. J. Van Eijk. 2000. Sequential equivalence checking based on structural similarities. IEEE Trans. Comput.-Aided Design Integr. Circ. Syst. 19, 7 (2000), 814\u2013819.","journal-title":"IEEE Trans. Comput.-Aided Design Integr. Circ. Syst."},{"issue":"2","key":"e_1_3_1_251_2","doi-asserted-by":"crossref","first-page":"373","DOI":"10.1007\/s10994-019-05855-6","article-title":"A survey on semi-supervised learning","volume":"109","author":"Engelen Jesper E. Van","year":"2020","unstructured":"Jesper E. Van Engelen and Holger H. Hoos. 2020. A survey on semi-supervised learning. Mach. Learn. 109, 2 (2020), 373\u2013440.","journal-title":"Mach. Learn."},{"key":"e_1_3_1_252_2","first-page":"197","volume-title":"Proceedings of the IEEE International Conference on Intelligent Systems, Smart and Green Technologies (ICISSGT\u201921)","author":"Vangara Rajesh Koti Mourya","year":"2021","unstructured":"Rajesh Koti Mourya Vangara, Bhaskar Kakani, and Sandeep Vuddanti. 2021. An analytical study on machine learning approaches for simulation-based verification. In Proceedings of the IEEE International Conference on Intelligent Systems, Smart and Green Technologies (ICISSGT\u201921). IEEE, 197\u2013201."},{"key":"e_1_3_1_253_2","unstructured":"B. Samhita Varambally and Naman Sehgal. 2020. Optimising design verification using machine learning: An open source solution. Retrieved from https:\/\/arXiv:2012.02453"},{"key":"e_1_3_1_254_2","article-title":"Learning semantic representations to verify hardware designs","volume":"34","author":"Vasudevan Shobha","year":"2021","unstructured":"Shobha Vasudevan, Wenjie Joe Jiang, David Bieber, Rishabh Singh, C. Richard Ho, Charles Sutton et\u00a0al. 2021. Learning semantic representations to verify hardware designs. Adv. Neural Info. Process. Syst. 34 (2021).","journal-title":"Adv. Neural Info. Process. Syst."},{"key":"e_1_3_1_255_2","first-page":"626","volume-title":"Proceedings of the Design, Automation and Test in Europe Conference and Exhibition (DATE\u201910)","author":"Vasudevan Shobha","year":"2010","unstructured":"Shobha Vasudevan, David Sheridan, Sanjay Patel, David Tcheng, Bill Tuohy, and Daniel Johnson. 2010. Goldmine: Automatic assertion generation using data mining and static analysis. In Proceedings of the Design, Automation and Test in Europe Conference and Exhibition (DATE\u201910). IEEE, 626\u2013629."},{"key":"e_1_3_1_256_2","article-title":"Attention is all you need","volume":"30","author":"Vaswani Ashish","year":"2017","unstructured":"Ashish Vaswani, Noam Shazeer, Niki Parmar, Jakob Uszkoreit, Llion Jones, Aidan N. Gomez, \u0141ukasz Kaiser, and Illia Polosukhin. 2017. Attention is all you need. Adv. Neural Info. Process. Syst. 30 (2017).","journal-title":"Adv. Neural Info. Process. Syst."},{"key":"e_1_3_1_257_2","unstructured":"VerifAI. 2023. TestGuru generates Tests Writes Code Explains Code And Runs Tests. Retrieved July 2023 from https:\/\/testguru.ai\/"},{"issue":"6","key":"e_1_3_1_258_2","doi-asserted-by":"crossref","first-page":"1126","DOI":"10.1109\/TCAD.2006.884494","article-title":"Microprocessor verification via feedback-adjusted Markov models","volume":"26","author":"Wagner Ilya","year":"2007","unstructured":"Ilya Wagner, Valeria Bertacco, and Todd Austin. 2007. Microprocessor verification via feedback-adjusted Markov models. IEEE Trans. Comput.-Aided Design Integr. Circ. Syst. 26, 6 (2007), 1126\u20131138.","journal-title":"IEEE Trans. Comput.-Aided Design Integr. Circ. Syst."},{"key":"e_1_3_1_259_2","first-page":"1","volume-title":"Proceedings of the 20th International Workshop on Microprocessor\/SoC Test, Security and Verification (MTV\u201919)","author":"Wahba Ahmed","year":"2019","unstructured":"Ahmed Wahba, Justin Hohnerlein, and Farhan Rahman. 2019. Expediting design bug discovery in regressions of x86 processors using machine learning. In Proceedings of the 20th International Workshop on Microprocessor\/SoC Test, Security and Verification (MTV\u201919). IEEE, 1\u20136."},{"key":"e_1_3_1_260_2","volume-title":"Proceedings of the Design and Verification Conference and Exhibition (DVCon\u201922)","author":"Wang Chung-An","year":"2022","unstructured":"Chung-An Wang, Chiao-Hua Tseng, Chia-Cheng Tsai, Tung-Yu Lee, Yen-Her Chen, Chien-Hsin Yeh, Chia-Shun Yeh, and Chin-Tang Lai. 2022. Two-stage framework for corner case stimuli generation using transformer and reinforcement learning. In Proceedings of the Design and Verification Conference and Exhibition (DVCon\u201922)."},{"key":"e_1_3_1_261_2","first-page":"207","volume-title":"Proceedings of the on Great Lakes Symposium on VLSI","author":"Wang Fanchao","year":"2018","unstructured":"Fanchao Wang, Hanbin Zhu, Pranjay Popli, Yao Xiao, Paul Bodgan, and Shahin Nazarian. 2018. Accelerating coverage directed test generation for functional verification: A neural network-based framework. In Proceedings of the on Great Lakes Symposium on VLSI. 207\u2013212."},{"key":"e_1_3_1_262_2","doi-asserted-by":"crossref","first-page":"308","DOI":"10.1109\/ASPDAC.2015.7059023","volume-title":"Proceedings of the 20th Asia and South Pacific Design Automation Conference","author":"Wang Li-C.","year":"2015","unstructured":"Li-C. Wang. 2015. Data mining in functional test content optimization. In Proceedings of the 20th Asia and South Pacific Design Automation Conference. IEEE, 308\u2013315."},{"issue":"6","key":"e_1_3_1_263_2","doi-asserted-by":"crossref","first-page":"885","DOI":"10.1109\/TCAD.2016.2621883","article-title":"Experience of data analytics in EDA and test-principles, promises, and challenges","volume":"36","author":"Wang Li-C.","year":"2016","unstructured":"Li-C. Wang. 2016. Experience of data analytics in EDA and test-principles, promises, and challenges. IEEE Trans. Comput.-Aided Design Integr. Circ. Syst. 36, 6 (2016), 885\u2013898.","journal-title":"IEEE Trans. Comput.-Aided Design Integr. Circ. Syst."},{"key":"e_1_3_1_264_2","first-page":"18146","article-title":"Learning to prove theorems by learning to generate theorems","volume":"33","author":"Wang Mingzhe","year":"2020","unstructured":"Mingzhe Wang and Jia Deng. 2020. Learning to prove theorems by learning to generate theorems. Adv. Neural Info. Process. Syst. 33 (2020), 18146\u201318157.","journal-title":"Adv. Neural Info. Process. Syst."},{"key":"e_1_3_1_265_2","doi-asserted-by":"crossref","first-page":"220","DOI":"10.1109\/ISMVL.2008.43","volume-title":"Proceedings of the 38th International Symposium on Multiple Valued Logic (ISMVL\u201908)","author":"Wille Robert","year":"2008","unstructured":"Robert Wille, Daniel Gro\u00dfe, Lisa Teuber, Gerhard W Dueck, and Rolf Drechsler. 2008. RevLib: An online resource for reversible functions and reversible circuits. In Proceedings of the 38th International Symposium on Multiple Valued Logic (ISMVL\u201908). IEEE, 220\u2013225."},{"key":"e_1_3_1_266_2","first-page":"787","volume-title":"Proceedings of the ACM SIGCSE Technical Symposium on Computer Science Education","author":"Wu Haoze","year":"2017","unstructured":"Haoze Wu. 2017. Improving sat-solving with machine learning. In Proceedings of the ACM SIGCSE Technical Symposium on Computer Science Education. 787\u2013788."},{"key":"e_1_3_1_267_2","first-page":"1","volume-title":"Proceedings of the 60th ACM\/IEEE Design Automation Conference (DAC\u201923)","author":"Wu Nan","year":"2023","unstructured":"Nan Wu, Yingjie Li, Cong Hao, Steve Dai, Cunxi Yu, and Yuan Xie. 2023. Gamora: Graph learning based symbolic reasoning for large-scale Boolean networks. In Proceedings of the 60th ACM\/IEEE Design Automation Conference (DAC\u201923). IEEE, 1\u20136."},{"issue":"3","key":"e_1_3_1_268_2","first-page":"1","article-title":"A survey of machine learning for computer architecture and systems","volume":"55","author":"Wu Nan","year":"2022","unstructured":"Nan Wu and Yuan Xie. 2022. A survey of machine learning for computer architecture and systems. ACM Comput. Surveys 55, 3 (2022), 1\u201339.","journal-title":"ACM Comput. Surveys"},{"key":"e_1_3_1_269_2","first-page":"32353","article-title":"Autoformalization with large language models","volume":"35","author":"Wu Yuhuai","year":"2022","unstructured":"Yuhuai Wu, Albert Qiaochu Jiang, Wenda Li, Markus Rabe, Charles Staats, Mateja Jamnik, and Christian Szegedy. 2022. Autoformalization with large language models. Adv. Neural Info. Process. Syst. 35 (2022), 32353\u201332368.","journal-title":"Adv. Neural Info. Process. Syst."},{"key":"e_1_3_1_270_2","first-page":"557","volume-title":"Proceedings of the 14th International Symposium on NASA Formal Methods (NFM\u201922)","author":"Xu Ruiyang","year":"2022","unstructured":"Ruiyang Xu and Karl Lieberherr. 2022. On-the-fly model checking with neural MCTS. In Proceedings of the 14th International Symposium on NASA Formal Methods (NFM\u201922). Springer, 557\u2013575."},{"key":"e_1_3_1_271_2","unstructured":"Jingkang Yang Kaiyang Zhou Yixuan Li and Ziwei Liu. 2021. Generalized out-of-distribution detection: A survey. Retrieved from https:\/\/arXiv:2110.11334"},{"key":"e_1_3_1_272_2","volume-title":"Logic Synthesis and Optimization Benchmarks User Guide: Version 3.0","author":"Yang Saeyang","year":"1991","unstructured":"Saeyang Yang. 1991. Logic Synthesis and Optimization Benchmarks User Guide: Version 3.0. Citeseer."},{"key":"e_1_3_1_273_2","article-title":"Learning local search heuristics for Boolean satisfiability","volume":"32","author":"Yolcu Emre","year":"2019","unstructured":"Emre Yolcu and Barnab\u00e1s P\u00f3czos. 2019. Learning local search heuristics for Boolean satisfiability. Adv. Neural Info. Process. Syst. 32 (2019).","journal-title":"Adv. Neural Info. Process. Syst."},{"issue":"12","key":"e_1_3_1_274_2","doi-asserted-by":"crossref","first-page":"2131","DOI":"10.1109\/TCAD.2016.2547898","article-title":"Formal verification of arithmetic circuits by function extraction","volume":"35","author":"Yu Cunxi","year":"2016","unstructured":"Cunxi Yu, Walter Brown, Duo Liu, Andr\u00e9 Rossi, and Maciej Ciesielski. 2016. Formal verification of arithmetic circuits by function extraction. IEEE Trans. Comput.-Aided Design Integr. Circ. Syst. 35, 12 (2016), 2131\u20132142.","journal-title":"IEEE Trans. Comput.-Aided Design Integr. Circ. Syst."},{"key":"e_1_3_1_275_2","volume-title":"Proceedings of the AAAI Conference on Artificial Intelligence","volume":"31","author":"Yu Lantao","year":"2017","unstructured":"Lantao Yu, Weinan Zhang, Jun Wang, and Yong Yu. 2017. SeqGAN: Sequence generative adversarial nets with policy gradient. In Proceedings of the AAAI Conference on Artificial Intelligence, Vol. 31."},{"key":"e_1_3_1_276_2","doi-asserted-by":"crossref","first-page":"202","DOI":"10.1007\/978-3-030-39322-9_10","volume-title":"Proceedings of the 21st International Conference on Verification, Model Checking, and Abstract Interpretation (VMCAI\u201920)","author":"Zhang Hongce","year":"2020","unstructured":"Hongce Zhang, Weikun Yang, Grigory Fedyukovich, Aarti Gupta, and Sharad Malik. 2020. Synthesizing environment invariants for modular hardware verification. In Proceedings of the 21st International Conference on Verification, Model Checking, and Abstract Interpretation (VMCAI\u201920). Springer, 202\u2013225."},{"key":"e_1_3_1_277_2","doi-asserted-by":"crossref","unstructured":"Wenjie Zhang Zeyu Sun Qihao Zhu Ge Li Shaowei Cai Yingfei Xiong and Lu Zhang. 2020. NLocalSAT: Boosting local search with solution prediction. Retrieved from https:\/\/arXiv:2001.09398","DOI":"10.24963\/ijcai.2020\/164"},{"key":"e_1_3_1_278_2","volume-title":"Proceedings of the International Conference on Learning Representations","author":"Zheng Kunhao","year":"2021","unstructured":"Kunhao Zheng, Jesse Michael Han, and Stanislas Polu. 2021. miniF2F: A cross-system benchmark for formal olympiad-level mathematics. In Proceedings of the International Conference on Learning Representations."},{"key":"e_1_3_1_279_2","doi-asserted-by":"crossref","first-page":"135703","DOI":"10.1109\/ACCESS.2019.2942762","article-title":"LTL model checking based on binary classification of machine learning","volume":"7","author":"Zhu Weijun","year":"2019","unstructured":"Weijun Zhu, Huanmei Wu, and Miaolei Deng. 2019. LTL model checking based on binary classification of machine learning. IEEE Access 7 (2019), 135703\u2013135719.","journal-title":"IEEE Access"},{"issue":"1","key":"e_1_3_1_280_2","doi-asserted-by":"crossref","first-page":"43","DOI":"10.1109\/JPROC.2020.3004555","article-title":"A comprehensive survey on transfer learning","volume":"109","author":"Zhuang Fuzhen","year":"2020","unstructured":"Fuzhen Zhuang, Zhiyuan Qi, Keyu Duan, Dongbo Xi, Yongchun Zhu, Hengshu Zhu, Hui Xiong, and Qing He. 2020. A comprehensive survey on transfer learning. Proc. IEEE 109, 1 (2020), 43\u201376.","journal-title":"Proc. IEEE"}],"container-title":["ACM Transactions on Design Automation of Electronic Systems"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3661308","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/3661308","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,19]],"date-time":"2025-06-19T00:04:02Z","timestamp":1750291442000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3661308"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2024,6,21]]},"references-count":279,"journal-issue":{"issue":"4","published-print":{"date-parts":[[2024,7,31]]}},"alternative-id":["10.1145\/3661308"],"URL":"https:\/\/doi.org\/10.1145\/3661308","relation":{},"ISSN":["1084-4309","1557-7309"],"issn-type":[{"value":"1084-4309","type":"print"},{"value":"1557-7309","type":"electronic"}],"subject":[],"published":{"date-parts":[[2024,6,21]]},"assertion":[{"value":"2023-02-13","order":0,"name":"received","label":"Received","group":{"name":"publication_history","label":"Publication History"}},{"value":"2024-04-03","order":1,"name":"accepted","label":"Accepted","group":{"name":"publication_history","label":"Publication History"}},{"value":"2024-06-21","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}