{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,8,23]],"date-time":"2025-08-23T18:40:02Z","timestamp":1755974402472,"version":"3.44.0"},"publisher-location":"New York, NY, USA","reference-count":47,"publisher":"ACM","license":[{"start":{"date-parts":[[2024,6,9]],"date-time":"2024-06-09T00:00:00Z","timestamp":1717891200000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/creativecommons.org\/licenses\/by-nc-sa\/4.0\/"}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2024,6,10]]},"DOI":"10.1145\/3662010.3663444","type":"proceedings-article","created":{"date-parts":[[2024,5,30]],"date-time":"2024-05-30T10:30:07Z","timestamp":1717065007000},"page":"1-5","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":1,"title":["Performance or Efficiency? A Tale of Two Cores for DB Workloads"],"prefix":"10.1145","author":[{"ORCID":"https:\/\/orcid.org\/0000-0003-4736-2837","authenticated-orcid":false,"given":"Rathijit","family":"Sen","sequence":"first","affiliation":[{"name":"Gray Systems Lab, Microsoft, Redmond, Washington, USA"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"320","published-online":{"date-parts":[[2024,6,9]]},"reference":[{"key":"e_1_3_2_1_1_1","doi-asserted-by":"publisher","DOI":"10.1109\/ICDE.2012.64"},{"key":"e_1_3_2_1_2_1","unstructured":"AMD. 2024 (last accessed). AMD Ryzen Technology: Precision Boost 2 Performance Enhancement. https:\/\/www.amd.com\/en\/resources\/support-articles\/faqs\/CPU-PB2.html."},{"key":"e_1_3_2_1_3_1","doi-asserted-by":"publisher","DOI":"10.1145\/1465482.1465560"},{"key":"e_1_3_2_1_4_1","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.2005.36"},{"key":"e_1_3_2_1_5_1","unstructured":"ARM. 2024 (last accessed). ARM DynamIQ. https:\/\/www.arm.com\/technologies\/dynamiq."},{"key":"e_1_3_2_1_6_1","unstructured":"ARM. 2024 (last accessed). Processing Architecture for Power Efficiency and Performance. https:\/\/www.arm.com\/technologies\/big-little."},{"key":"e_1_3_2_1_7_1","unstructured":"Azer Bestavros. 1993. Speculative Concurrency Control for Real-Time Databases. https:\/\/open.bu.edu\/handle\/2144\/1480"},{"key":"e_1_3_2_1_8_1","volume-title":"Announces Granite Rapids-D for 2025 Launch at MWC","author":"Bonshor Gavin","year":"2024","unstructured":"Gavin Bonshor. 2024 (last accessed). Intel Previews Sierra Forest with 288 E-Cores, Announces Granite Rapids-D for 2025 Launch at MWC 2024. https:\/\/www.anandtech.com\/show\/21276\/intel-previews-sierra-forest-with-288-e-cores-announces-granite-rapids-d-for-2025-launch-at-mwc-2024."},{"key":"e_1_3_2_1_9_1","volume-title":"Patent Application Publication US 20210173715A1","author":"Branover Alexander J.","year":"2021","unstructured":"Alexander J. Branover, Benjamin Tsien, and Elliot H. Mednick. 2021. Method of task transition between heterogenous processors. Patent Application Publication US 20210173715A1 (2021)."},{"key":"e_1_3_2_1_10_1","unstructured":"Matthew Connatser. 2023. AMD is making a hybrid CPU and here's what it will look like. https:\/\/www.xda-developers.com\/amd-hybrid-cpu-what-it-will-look-like\/."},{"key":"e_1_3_2_1_11_1","doi-asserted-by":"publisher","DOI":"10.1109\/ICDE51399.2021.00095"},{"key":"e_1_3_2_1_12_1","doi-asserted-by":"publisher","DOI":"10.1145\/3401071.3401656"},{"key":"e_1_3_2_1_13_1","doi-asserted-by":"publisher","DOI":"10.1109\/ICDE.2009.130"},{"key":"e_1_3_2_1_14_1","unstructured":"Thibaut Goetghebuer-Planchon et al. 2024 (last accessed). A C++ implementation of a fast hash map and hash set using robin hood hashing. https:\/\/github.com\/Tessil\/robin-map\/."},{"key":"e_1_3_2_1_15_1","doi-asserted-by":"publisher","DOI":"10.1109\/ICCD.2004.1347928"},{"key":"e_1_3_2_1_16_1","unstructured":"The PostgreSQL Global Development Group. 2024 (last accessed). PostgreSQL: The World's Most Advanced Open Source Relational Database. https:\/\/www.postgresql.org\/."},{"key":"e_1_3_2_1_17_1","doi-asserted-by":"publisher","DOI":"10.1145\/2155620.2155628"},{"key":"e_1_3_2_1_18_1","doi-asserted-by":"publisher","DOI":"10.1109\/MC.2008.209"},{"key":"e_1_3_2_1_19_1","unstructured":"Intel. 2024 (last accessed). How Intel Technologies Boost Your CPU's Performance. https:\/\/www.intel.com\/content\/www\/us\/en\/gaming\/resources\/how-intel-technologies-boost-cpu-performance.html."},{"key":"e_1_3_2_1_20_1","unstructured":"Intel. 2024 (last accessed). Information about Temperature for Intel Processors. https:\/\/www.intel.com\/content\/www\/us\/en\/support\/articles\/000005597\/processors.html."},{"key":"e_1_3_2_1_21_1","unstructured":"Intel. 2024 (last accessed). Intel Core i9 Processor 14900K. https:\/\/ark.intel.com\/content\/www\/us\/en\/ark\/products\/236773\/intel-core-i9-processor-14900k-36m-cache-up-to-6-00-ghz.html."},{"key":"e_1_3_2_1_22_1","unstructured":"Intel. 2024 (last accessed). Intel Performance Counter Monitor (Intel PCM). https:\/\/github.com\/intel\/pcm."},{"key":"e_1_3_2_1_23_1","doi-asserted-by":"publisher","DOI":"10.1145\/1950365.1950411"},{"key":"e_1_3_2_1_24_1","volume-title":"Computer Architecture Techniques for Power-Efficiency","author":"Kaxiras Stefanos","unstructured":"Stefanos Kaxiras and Margaret Martonosi. 2008. Computer Architecture Techniques for Power-Efficiency (1st ed.). Morgan and Claypool Publishers.","edition":"1"},{"key":"e_1_3_2_1_25_1","doi-asserted-by":"publisher","DOI":"10.1109\/MC.2005.379"},{"key":"e_1_3_2_1_26_1","doi-asserted-by":"publisher","DOI":"10.14778\/2752939.2752945"},{"key":"e_1_3_2_1_27_1","doi-asserted-by":"publisher","DOI":"10.14778\/3342263.3342646"},{"key":"e_1_3_2_1_28_1","doi-asserted-by":"publisher","DOI":"10.1109\/L-CA.2006.6"},{"key":"e_1_3_2_1_29_1","doi-asserted-by":"publisher","DOI":"10.14778\/2350229.2350260"},{"key":"e_1_3_2_1_30_1","doi-asserted-by":"publisher","DOI":"10.1145\/3299869.3320212"},{"key":"e_1_3_2_1_31_1","unstructured":"Redis. 2024 (last accessed). memtier_benchmark. https:\/\/github.com\/RedisLabs\/memtier_benchmark."},{"key":"e_1_3_2_1_32_1","unstructured":"Nikhil Rukmabhatla Rajshree Chabukswar Sneha Gohad and Michael Chynoweth. 2024 (last accessed). Intel performance hybrid architecture & software optimizations. https:\/\/cdrdv2-public.intel.com\/685865\/211112_Hybrid_WP_2_Developing_v1.2.pdf."},{"key":"e_1_3_2_1_33_1","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2018.00062"},{"key":"e_1_3_2_1_34_1","doi-asserted-by":"publisher","DOI":"10.1145\/3592980.3595321"},{"key":"e_1_3_2_1_35_1","unstructured":"Steve Shaw et al. 2024 (last accessed). Comparing HammerDB results. https:\/\/www.hammerdb.com\/docs\/ch03s04.html."},{"key":"e_1_3_2_1_36_1","unstructured":"Steve Shaw et al. 2024 (last accessed). HammerDB. https:\/\/github.com\/TPC-Council\/HammerDB."},{"key":"e_1_3_2_1_37_1","unstructured":"Steve Shaw et al. 2024 (last accessed). HammerDB TPROC-C workload. https:\/\/www.hammerdb.com\/docs\/ch03s03.html."},{"key":"e_1_3_2_1_38_1","doi-asserted-by":"publisher","unstructured":"Utku Sirin. 2021. Micro-architectural Analysis of Database Workloads. Ph. D. Dissertation. EPFL. https:\/\/doi.org\/10.5075\/epfl-thesis-10363","DOI":"10.5075\/epfl-thesis-10363"},{"key":"e_1_3_2_1_39_1","doi-asserted-by":"publisher","DOI":"10.14778\/3380750.3380755"},{"key":"e_1_3_2_1_40_1","doi-asserted-by":"publisher","DOI":"10.1109\/ICDE51399.2021.00162"},{"key":"e_1_3_2_1_41_1","doi-asserted-by":"publisher","DOI":"10.1007\/s00778-021-00663-8"},{"key":"e_1_3_2_1_42_1","volume-title":"Scheduling data-intensive tasks on heterogeneous many cores. {IEEE} Data Engineering Bulletin 42, 1","author":"T\u00f6z\u00fcn Pinar","year":"2019","unstructured":"Pinar T\u00f6z\u00fcn and Helena Kotthaus. 2019. Scheduling data-intensive tasks on heterogeneous many cores. {IEEE} Data Engineering Bulletin 42, 1 (2019), 61--72."},{"key":"e_1_3_2_1_43_1","unstructured":"Wikipedia. 2024 (last accessed). Alder Lake. https:\/\/en.wikipedia.org\/wiki\/Alder_Lake."},{"key":"e_1_3_2_1_44_1","unstructured":"Wikipedia. 2024 (last accessed). Gracemont (microarchitecture). https:\/\/en.wikipedia.org\/wiki\/Gracemont_(microarchitecture)."},{"key":"e_1_3_2_1_45_1","unstructured":"Wikipedia. 2024 (last accessed). Raptor Cove. https:\/\/en.wikipedia.org\/wiki\/Golden_Cove#Raptor_Cove."},{"key":"e_1_3_2_1_46_1","unstructured":"Wikipedia. 2024 (last accessed). Raptor Lake. https:\/\/en.wikipedia.org\/wiki\/Raptor_Lake."},{"key":"e_1_3_2_1_47_1","doi-asserted-by":"crossref","unstructured":"Antonia Zhai Christopher B Colohan J Gregory Steffan and Todd C Mowry. 2002. Compiler optimization of scalar value communication between speculative threads.In Proceedings of the 10th International Conference on Architectural Support for Programming Languages and Operating Systems. 171--183.","DOI":"10.1145\/605397.605416"}],"event":{"name":"SIGMOD\/PODS '24: International Conference on Management of Data","sponsor":["SIGMOD ACM Special Interest Group on Management of Data"],"location":"Santiago AA Chile","acronym":"SIGMOD\/PODS '24"},"container-title":["Proceedings of the 20th International Workshop on Data Management on New Hardware"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3662010.3663444","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/3662010.3663444","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,8,23]],"date-time":"2025-08-23T18:05:08Z","timestamp":1755972308000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3662010.3663444"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2024,6,9]]},"references-count":47,"alternative-id":["10.1145\/3662010.3663444","10.1145\/3662010"],"URL":"https:\/\/doi.org\/10.1145\/3662010.3663444","relation":{},"subject":[],"published":{"date-parts":[[2024,6,9]]},"assertion":[{"value":"2024-06-09","order":3,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}