{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,7,1]],"date-time":"2026-07-01T16:33:19Z","timestamp":1782923599891,"version":"3.54.5"},"reference-count":58,"publisher":"Association for Computing Machinery (ACM)","issue":"3","license":[{"start":{"date-parts":[[2024,9,14]],"date-time":"2024-09-14T00:00:00Z","timestamp":1726272000000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"funder":[{"DOI":"10.13039\/501100012166","name":"National Key R&D Program of China","doi-asserted-by":"crossref","award":["2021YFF0704001"],"award-info":[{"award-number":["2021YFF0704001"]}],"id":[{"id":"10.13039\/501100012166","id-type":"DOI","asserted-by":"crossref"}]},{"DOI":"10.13039\/501100001809","name":"National Natural Science Foundation of China","doi-asserted-by":"crossref","award":["62202396"],"award-info":[{"award-number":["62202396"]}],"id":[{"id":"10.13039\/501100001809","id-type":"DOI","asserted-by":"crossref"}]},{"name":"Natural Science Foundation of Xiamen","award":["3502Z20227023"],"award-info":[{"award-number":["3502Z20227023"]}]}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":["ACM Trans. Archit. Code Optim."],"published-print":{"date-parts":[[2024,9,30]]},"abstract":"<jats:p>With the development of NAND flash memories\u2019 bit density and stacking technologies, while storage capacity keeps increasing, the issue of reliability becomes increasingly prominent. Low-density parity check (LDPC) code, as a robust error-correcting code, is extensively employed in flash memory. However, when the RBER is prohibitively high, LDPC decoding would introduce long latency. To study how LDPC performs on the latest 3D NAND flash memory, we conduct a comprehensive analysis of LDPC decoding performance using both the theoretically derived threshold voltage distribution model obtained through modeling (Modeling-based method) and the actual voltage distribution collected from on-chip data through testing (Ideal case). Based on LDPC decoding results under various interference conditions, we summarize four findings that can help us gain a better understanding of the characteristics of LDPC decoding in 3D NAND flash memory. Following our characterization, we identify the differences in LDPC decoding performance between the Modeling-based method and the Ideal case. Due to the accuracy of initial probability information, the threshold voltage distribution derived through modeling deviates by certain degrees from the actual threshold voltage distribution. This leads to a performance gap between using the threshold voltage distribution derived from the Modeling-based method and the actual distribution. By observing the abnormal behaviors in the decoding with the Modeling-based method, we introduce an Offsetted Read Voltage (\u0394RV) method for optimizing LDPC decoding performance by offsetting the reading voltage in each layer of a flash block. The evaluation results show that our \u0394RV method enhances the decoding performance of LDPC on the Modeling-based method by reducing the total number of sensing levels needed for LDPC decoding by 0.67% to 18.92% for different interference conditions on average, under the P\/E cycles from 3,000 to 7,000.<\/jats:p>","DOI":"10.1145\/3663478","type":"journal-article","created":{"date-parts":[[2024,5,3]],"date-time":"2024-05-03T11:55:18Z","timestamp":1714737318000},"page":"1-26","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":7,"title":["Characterizing and Optimizing LDPC Performance on 3D NAND Flash Memories"],"prefix":"10.1145","volume":"21","author":[{"ORCID":"https:\/\/orcid.org\/0000-0002-4579-4268","authenticated-orcid":false,"given":"Qiao","family":"Li","sequence":"first","affiliation":[{"name":"School of Informatics, Xiamen University, Xiamen, China"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0009-0007-0311-6411","authenticated-orcid":false,"given":"Yu","family":"Chen","sequence":"additional","affiliation":[{"name":"School of Informatics, Xiamen University, Xiamen, China"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0009-0007-4033-5525","authenticated-orcid":false,"given":"Guanyu","family":"Wu","sequence":"additional","affiliation":[{"name":"School of Informatics, Xiamen University, Xiamen, China"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-8937-8055","authenticated-orcid":false,"given":"Yajuan","family":"Du","sequence":"additional","affiliation":[{"name":"School of Computer Science and Technology, Wuhan University of Technology, Wuhan, China"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0000-0001-5828-3806","authenticated-orcid":false,"given":"Min","family":"Ye","sequence":"additional","affiliation":[{"name":"YEESTOR Microelectronics Co., Ltd, Shenzhen, China"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0000-0003-3622-1772","authenticated-orcid":false,"given":"Xinbiao","family":"Gan","sequence":"additional","affiliation":[{"name":"National University of Defense Technology, Changsha, China"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-6299-4683","authenticated-orcid":false,"given":"Jie","family":"Zhang","sequence":"additional","affiliation":[{"name":"The School of Computer Science, Peking University, Beijing, China"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0000-0003-2673-5868","authenticated-orcid":false,"given":"Zhirong","family":"Shen","sequence":"additional","affiliation":[{"name":"School of Informatics, Xiamen University, Xiamen, China"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-7362-2789","authenticated-orcid":false,"given":"Jiwu","family":"Shu","sequence":"additional","affiliation":[{"name":"School of Informatics, Xiamen University, Xiamen, China"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-6431-9868","authenticated-orcid":false,"given":"Chun","family":"Xue","sequence":"additional","affiliation":[{"name":"Mohamed bin Zayed University of Artificial Intelligence, Abu Dhabi, United Arab Emirates"}],"role":[{"vocabulary":"crossref","role":"author"}]}],"member":"320","published-online":{"date-parts":[[2024,9,14]]},"reference":[{"key":"e_1_3_1_2_2","doi-asserted-by":"publisher","DOI":"10.1109\/JPROC.2017.2713127"},{"key":"e_1_3_1_3_2","doi-asserted-by":"crossref","first-page":"49","DOI":"10.1109\/HPCA.2017.61","volume-title":"2017 IEEE International Symposium on High Performance Computer Architecture (HPCA\u201917)","author":"Cai Yu","year":"2017","unstructured":"Yu Cai, Saugata Ghose, Yixin Luo, Ken Mai, Onur Mutlu, and Erich F. Haratsch. 2017. Vulnerabilities in MLC NAND flash memory programming: Experimental analysis, exploits, and mitigation techniques. In 2017 IEEE International Symposium on High Performance Computer Architecture (HPCA\u201917). IEEE, 49\u201360."},{"key":"e_1_3_1_4_2","first-page":"1285","volume-title":"2013 Design, Automation & Test in Europe Conference & Exhibition (DATE\u201913)","author":"Cai Yu","year":"2013","unstructured":"Yu Cai, Erich F. Haratsch, Onur Mutlu, and Ken Mai. 2013. Threshold voltage distribution in MLC NAND flash memory: Characterization, analysis, and modeling. In 2013 Design, Automation & Test in Europe Conference & Exhibition (DATE\u201913). IEEE, 1285\u20131290."},{"key":"e_1_3_1_5_2","doi-asserted-by":"publisher","DOI":"10.1109\/DSN.2015.49"},{"key":"e_1_3_1_6_2","first-page":"551","volume-title":"2015 IEEE 21st International Symposium on High Performance Computer Architecture (HPCA\u201915)","author":"Cai Yu","year":"2015","unstructured":"Yu Cai, Yixin Luo, Erich F. Haratsch, Ken Mai, and Onur Mutlu. 2015. Data retention in MLC NAND flash memory: Characterization, optimization, and recovery. In 2015 IEEE 21st International Symposium on High Performance Computer Architecture (HPCA\u201915). IEEE, 551\u2013563."},{"key":"e_1_3_1_7_2","first-page":"123","volume-title":"2013 IEEE 31st International Conference on Computer Design (ICCD\u201913)","author":"Cai Yu","year":"2013","unstructured":"Yu Cai, Onur Mutlu, Erich F. Haratsch, and Ken Mai. 2013. Program interference in MLC NAND flash memory: Characterization, modeling, and mitigation. In 2013 IEEE 31st International Conference on Computer Design (ICCD\u201913). IEEE, 123\u2013130."},{"issue":"1","key":"e_1_3_1_8_2","article-title":"Error analysis and retention-aware error management for NAND flash memory.","volume":"17","author":"Cai Yu","year":"2013","unstructured":"Yu Cai, Gulay Yalcin, Onur Mutlu, Erich F. Haratsch, Adrian Crista, Osman S. Unsal, and Ken Mai. 2013. Error analysis and retention-aware error management for NAND flash memory. Intel Technology Journal 17, 1 (2013).","journal-title":"Intel Technology Journal"},{"key":"e_1_3_1_9_2","first-page":"94","volume-title":"2012 IEEE 30th International Conference on Computer Design (ICCD\u201912)","author":"Cai Yu","year":"2012","unstructured":"Yu Cai, Gulay Yalcin, Onur Mutlu, Erich F. Haratsch, Adrian Cristal, Osman S. Unsal, and Ken Mai. 2012. Flash correct-and-refresh: Retention-aware error management for increased flash memory lifetime. In 2012 IEEE 30th International Conference on Computer Design (ICCD\u201912). IEEE, 94\u2013101."},{"key":"e_1_3_1_10_2","first-page":"5","volume-title":"2010 International Electron Devices Meeting","author":"Chen Chih-Ping","year":"2010","unstructured":"Chih-Ping Chen, Hang-Ting Lue, Chih-Chang Hsieh, Kuo-Pin Chang, Kuang-Yeu Hsieh, and Chih-Yuan Lu. 2010. Study of fast initial charge loss and it\u2019s impact on the programmed states Vt distribution of charge-trapping NAND Flash. In 2010 International Electron Devices Meeting. IEEE, 5\u20136."},{"key":"e_1_3_1_11_2","first-page":"1","volume-title":"2016 IEEE Symposium on VLSI Technology","author":"Choi Bongsik","year":"2016","unstructured":"Bongsik Choi, Sang Hyun Jang, Jinsu Yoon, Juhee Lee, Minsu Jeon, Yongwoo Lee, Jungmin Han, Jieun Lee, Dong Myong Kim, Dae Hwan Kim, Chan Lim, Sungkye Park, and Sung-Jin Choi. 2016. Comprehensive evaluation of early retention (fast charge loss within a few seconds) characteristics in tube-type 3-D NAND flash memory. In 2016 IEEE Symposium on VLSI Technology. IEEE, 1\u20132."},{"key":"e_1_3_1_12_2","doi-asserted-by":"publisher","DOI":"10.1145\/3473305"},{"key":"e_1_3_1_13_2","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2010.2071990"},{"key":"e_1_3_1_14_2","article-title":"LDPC level prediction towards read performance of high-density flash memories","author":"Du Yajuan","year":"2023","unstructured":"Yajuan Du, Yuan Gao, Siyi Huang, and Qiao Li. 2023. LDPC level prediction towards read performance of high-density flash memories. IEEE Transactions on Computer-aided Design of Integrated Circuits and Systems 42, 10 (2023), 3264\u20133274.","journal-title":"IEEE Transactions on Computer-aided Design of Integrated Circuits and Systems"},{"key":"e_1_3_1_15_2","doi-asserted-by":"publisher","DOI":"10.1145\/3316781.3317759"},{"key":"e_1_3_1_16_2","doi-asserted-by":"publisher","DOI":"10.1109\/TIT.1962.1057683"},{"key":"e_1_3_1_17_2","doi-asserted-by":"crossref","first-page":"469","DOI":"10.1109\/MICRO.2018.00045","volume-title":"2018 51st Annual IEEE\/ACM International Symposium on Microarchitecture (MICRO\u201918)","author":"Gouk Donghyun","year":"2018","unstructured":"Donghyun Gouk, Miryeong Kwon, Jie Zhang, Sungjoon Koh, Wonil Choi, Nam Sung Kim, Mahmut Kandemir, and Myoungsoo Jung. 2018. Amber: Enabling precise full-system simulation with detailed modeling of all SSD resources. In 2018 51st Annual IEEE\/ACM International Symposium on Microarchitecture (MICRO\u201918). IEEE, 469\u2013481."},{"key":"e_1_3_1_18_2","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2015.2504868"},{"key":"e_1_3_1_19_2","doi-asserted-by":"crossref","first-page":"222","DOI":"10.1109\/ISSCC.2013.6487709","volume-title":"2013 IEEE International Solid-state Circuits Conference Digest of Technical Papers","author":"Ho Kin-Chu","year":"2013","unstructured":"Kin-Chu Ho, Po-Chao Fang, Hsiang-Pang Li, Cheng-Yuan Michael Wang, and Hsie-Chia Chang. 2013. A 45nm 6b\/cell charge-trapping flash memory using LDPC-based ECC and drift-immune soft-sensing engine. In 2013 IEEE International Solid-state Circuits Conference Digest of Technical Papers. IEEE, 222\u2013223."},{"key":"e_1_3_1_20_2","first-page":"77","volume-title":"2023 IEEE 29th International Conference on Embedded and Real-time Computing Systems and Applications (RTCSA\u201923)","author":"Hou Jia-Xin","year":"2023","unstructured":"Jia-Xin Hou and Li-Pin Chang. 2023. Improving read performance for LDPC-based SSDs with adaptive bit labeling on \\(V_{th}\\) states. In 2023 IEEE 29th International Conference on Embedded and Real-time Computing Systems and Applications (RTCSA\u201923). IEEE, 77\u201384."},{"key":"e_1_3_1_21_2","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2015.2413841"},{"key":"e_1_3_1_22_2","first-page":"192","volume-title":"2009 Symposium on VLSI Technology","author":"Jang Jaehoon","year":"2009","unstructured":"Jaehoon Jang, Han-Soo Kim, Wonseok Cho, Hoosung Cho, Jinho Kim, Sun Il Shim, Jae-Hun Jeong, Byoung-Keun Son, Dong Woo Kim, Jae-Joo Shim, et\u00a0al. 2009. Vertical cell array using TCAT (terabit cell array transistor) technology for ultra high density NAND flash memory. In 2009 Symposium on VLSI Technology. IEEE, 192\u2013193."},{"key":"e_1_3_1_23_2","doi-asserted-by":"publisher","DOI":"10.1109\/LCA.2017.2750658"},{"key":"e_1_3_1_24_2","first-page":"1","volume-title":"2006 International Electron Devices Meeting","author":"Jung Soon-Moon","year":"2006","unstructured":"Soon-Moon Jung, Jaehoon Jang, Wonseok Cho, Hoosung Cho, Jaehun Jeong, Youngchul Chang, Jonghyuk Kim, Youngseop Rah, Yangsoo Son, Junbeom Park, et\u00a0al. 2006. Three dimensionally stacked NAND flash memory technology using stacking single crystal Si layers on ILD and TANOS structure for beyond 30nm node. In 2006 International Electron Devices Meeting. IEEE, 1\u20134."},{"key":"e_1_3_1_25_2","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2016.2604297"},{"issue":"3","key":"e_1_3_1_26_2","first-page":"772","article-title":"PR-SSD: Maximizing partial read potential by exploiting compression and channel-level parallelism","volume":"72","author":"Kang Mincheol","year":"2022","unstructured":"Mincheol Kang, Wonyoung Lee, Jinkwon Kim, and Soontae Kim. 2022. PR-SSD: Maximizing partial read potential by exploiting compression and channel-level parallelism. IEEE Transactions on Computers 72, 3 (2022), 772\u2013785.","journal-title":"IEEE Transactions on Computers"},{"issue":"1","key":"e_1_3_1_27_2","first-page":"124","article-title":"A 512-Gb 3-b\/cell 64-stacked WL 3-d-NAND flash memory","volume":"53","author":"Kim Chulbum","year":"2017","unstructured":"Chulbum Kim, Doo-Hyun Kim, Woopyo Jeong, Hyun-Jin Kim, Il Han Park, Hyun-Wook Park, JongHoon Lee, JiYoon Park, Yang-Lo Ahn, Ji Young Lee, et\u00a0al. 2017. A 512-Gb 3-b\/cell 64-stacked WL 3-d-NAND flash memory. IEEE Journal of Solid-State Circuits 53, 1 (2017), 124\u2013133.","journal-title":"IEEE Journal of Solid-State Circuits"},{"key":"e_1_3_1_28_2","first-page":"388","volume-title":"2022 55th IEEE\/ACM International Symposium on Microarchitecture (MICRO\u201922)","author":"Kim Jiho","year":"2022","unstructured":"Jiho Kim, Seokwon Kang, Yongjun Park, and John Kim. 2022. Networked SSD: Flash memory interconnection network for high-bandwidth SSD. In 2022 55th IEEE\/ACM International Symposium on Microarchitecture (MICRO\u201922). IEEE, 388\u2013403."},{"key":"e_1_3_1_29_2","doi-asserted-by":"publisher","DOI":"10.1145\/3061639.3062264"},{"key":"e_1_3_1_30_2","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2019.2959318"},{"key":"e_1_3_1_31_2","first-page":"681","volume-title":"2017 IEEE International Conference on Computer Design (ICCD\u201917)","author":"Li Qiao","year":"2017","unstructured":"Qiao Li, Liang Shi, Yejia Di, Yajuan Du, Chun J. Xue, and H. M. Edwin. 2017. Exploiting process variation for read performance improvement on LDPC based flash memory storage systems. In 2017 IEEE International Conference on Computer Design (ICCD\u201917). IEEE, 681\u2013684."},{"key":"e_1_3_1_32_2","doi-asserted-by":"publisher","DOI":"10.5555\/2930583.2930593"},{"key":"e_1_3_1_33_2","doi-asserted-by":"publisher","DOI":"10.1109\/ASPDAC.2017.7858383"},{"key":"e_1_3_1_34_2","doi-asserted-by":"publisher","DOI":"10.1145\/3465332.3470877"},{"key":"e_1_3_1_35_2","doi-asserted-by":"publisher","DOI":"10.1145\/3491230"},{"key":"e_1_3_1_36_2","article-title":"Architectural techniques for improving NAND flash memory reliability","author":"Luo Yixin","year":"2018","unstructured":"Yixin Luo. 2018. Architectural techniques for improving NAND flash memory reliability. arXiv preprint arXiv:1808.04016 (2018).","journal-title":"arXiv preprint arXiv:1808.04016"},{"key":"e_1_3_1_37_2","doi-asserted-by":"publisher","DOI":"10.1109\/JSAC.2016.2603608"},{"key":"e_1_3_1_38_2","doi-asserted-by":"publisher","DOI":"10.1145\/3224432"},{"key":"e_1_3_1_39_2","doi-asserted-by":"publisher","DOI":"10.5555\/2967126"},{"issue":"1","key":"e_1_3_1_40_2","doi-asserted-by":"crossref","first-page":"45","DOI":"10.1109\/LCOMM.2017.2755023","article-title":"LLR-distribution-based non-uniform quantization for RBI-MSD algorithm in MLC flash memory","volume":"22","author":"Ouyang Shijie","year":"2017","unstructured":"Shijie Ouyang, Guojun Han, Yi Fang, and Wenjie Liu. 2017. LLR-distribution-based non-uniform quantization for RBI-MSD algorithm in MLC flash memory. IEEE Communications Letters 22, 1 (2017), 45\u201348.","journal-title":"IEEE Communications Letters"},{"key":"e_1_3_1_41_2","first-page":"329","volume-title":"2020 IEEE 20th International Conference on Software Quality, Reliability and Security (QRS\u201920)","author":"Pan Yuqian","year":"2020","unstructured":"Yuqian Pan, Haichun Zhang, Mingyang Gong, and Zhenglin Liu. 2020. Process-variation effects on 3D TLC flash reliability: Characterization and mitigation scheme. In 2020 IEEE 20th International Conference on Software Quality, Reliability and Security (QRS\u201920). IEEE, 329\u2013334."},{"issue":"1","key":"e_1_3_1_42_2","doi-asserted-by":"crossref","first-page":"204","DOI":"10.1109\/JSSC.2014.2352293","article-title":"Three-dimensional 128 Gb MLC vertical NAND flash memory with 24-WL stacked layers and 50 MB\/s high-speed programming","volume":"50","author":"Park Ki-Tae","year":"2014","unstructured":"Ki-Tae Park, Sangwan Nam, Daehan Kim, Pansuk Kwak, Doosub Lee, Yoon-He Choi, Myung-Hoon Choi, Dong-Hun Kwak, Doo-Hyun Kim, Min-Su Kim, et\u00a0al. 2014. Three-dimensional 128 Gb MLC vertical NAND flash memory with 24-WL stacked layers and 50 MB\/s high-speed programming. IEEE Journal of Solid-State Circuits 50, 1 (2014), 204\u2013213.","journal-title":"IEEE Journal of Solid-State Circuits"},{"key":"e_1_3_1_43_2","doi-asserted-by":"crossref","first-page":"2351","DOI":"10.1109\/GLOCOM.2014.7037159","volume-title":"2014 IEEE Global Communications Conference","author":"Parnell Thomas","year":"2014","unstructured":"Thomas Parnell, Nikolaos Papandreou, Thomas Mittelholzer, and Haralampos Pozidis. 2014. Modelling of the threshold voltage distributions of sub-20nm NAND flash memory. In 2014 IEEE Global Communications Conference. IEEE, 2351\u20132356."},{"key":"e_1_3_1_44_2","doi-asserted-by":"publisher","DOI":"10.1109\/IRPS48227.2022.9764441"},{"issue":"2","key":"e_1_3_1_45_2","first-page":"792","article-title":"Machine learning for LLR estimation in flash memory with LDPC codes","volume":"68","author":"Sandell Magnus","year":"2020","unstructured":"Magnus Sandell and Amr Ismail. 2020. Machine learning for LLR estimation in flash memory with LDPC codes. IEEE Transactions on Circuits and Systems II: Express Briefs 68, 2 (2020), 792\u2013796.","journal-title":"IEEE Transactions on Circuits and Systems II: Express Briefs"},{"issue":"1","key":"e_1_3_1_46_2","doi-asserted-by":"crossref","first-page":"178","DOI":"10.1109\/JSSC.2019.2941758","article-title":"A 1.33-Tb 4-bit\/cell 3-D flash memory on a 96-word-line-layer technology","volume":"55","author":"Shibata Noboru","year":"2019","unstructured":"Noboru Shibata, Kazushige Kanda, Takahiro Shimizu, Jun Nakai, Osamu Nagao, Naoki Kobayashi, Makoto Miakashi, Yasushi Nagadomi, Tomoaki Nakano, Takahisa Kawabe, et\u00a0al. 2019. A 1.33-Tb 4-bit\/cell 3-D flash memory on a 96-word-line-layer technology. IEEE Journal of Solid-State Circuits 55, 1 (2019), 178\u2013188.","journal-title":"IEEE Journal of Solid-State Circuits"},{"key":"e_1_3_1_47_2","doi-asserted-by":"crossref","first-page":"150","DOI":"10.1109\/ESSDERC.2018.8486914","volume-title":"2018 48th European Solid-State Device Research Conference (ESSDERC\u201918)","author":"Suzuki Shun","year":"2018","unstructured":"Shun Suzuki, Yoshiaki Deguchi, Toshiki Nakamura, and Ken Takeuchi. 2018. Endurance-based dynamic v th distribution shaping of 3D-TLC NAND flash memories to suppress both lateral charge migration and vertical charge de-trap and increase data-retention time by 2.7 x. In 2018 48th European Solid-State Device Research Conference (ESSDERC\u201918). IEEE, 150\u2013153."},{"key":"e_1_3_1_48_2","doi-asserted-by":"publisher","DOI":"10.1109\/JEDS.2018.2886359"},{"issue":"5","key":"e_1_3_1_49_2","doi-asserted-by":"crossref","first-page":"1","DOI":"10.1145\/3126554","article-title":"P-Alloc: Process-variation tolerant reliability management for 3D charge-trapping flash memory","volume":"16","author":"Wang Yi","year":"2017","unstructured":"Yi Wang, Lisha Dong, and Rui Mao. 2017. P-Alloc: Process-variation tolerant reliability management for 3D charge-trapping flash memory. ACM Transactions on Embedded Computing Systems (TECS) 16, 5s (2017), 1\u201319.","journal-title":"ACM Transactions on Embedded Computing Systems (TECS)"},{"key":"e_1_3_1_50_2","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2019.2897706"},{"issue":"6","key":"e_1_3_1_51_2","doi-asserted-by":"crossref","first-page":"820","DOI":"10.1109\/LED.2021.3073604","article-title":"Analysis and optimization of temporary read errors in 3D NAND flash memories","volume":"42","author":"Xia Shiyu","year":"2021","unstructured":"Shiyu Xia, Xinlei Jia, Lei Jin, Zhe Luo, Yali Song, Chang Liu, Feng Xu, Kaiwei Li, Haitao Li, Da Li, et\u00a0al. 2021. Analysis and optimization of temporary read errors in 3D NAND flash memories. IEEE Electron Device Letters 42, 6 (2021), 820\u2013823.","journal-title":"IEEE Electron Device Letters"},{"key":"e_1_3_1_52_2","doi-asserted-by":"publisher","DOI":"10.1145\/3162616"},{"issue":"5","key":"e_1_3_1_53_2","first-page":"1705","article-title":"LIAD: A method for extending the effective time of 3D TLC NAND flash hard decision","volume":"42","author":"Yu Xiaolei","year":"2022","unstructured":"Xiaolei Yu, Jing He, Qianhui Li, Bo Zhang, Xianliang Wang, Liu Yang, Tianchun Ye, Qi Wang, and Zongliang Huo. 2022. LIAD: A method for extending the effective time of 3D TLC NAND flash hard decision. IEEE Transactions on Computer-aided Design of Integrated Circuits and Systems 42, 5 (2022), 1705\u20131717.","journal-title":"IEEE Transactions on Computer-aided Design of Integrated Circuits and Systems"},{"key":"e_1_3_1_54_2","doi-asserted-by":"publisher","DOI":"10.1109\/JEDS.2020.2965648"},{"key":"e_1_3_1_55_2","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2018.2878132"},{"key":"e_1_3_1_56_2","first-page":"1","volume-title":"2016 32nd Symposium on Mass Storage Systems and Technologies (MSST\u201916)","author":"Zhang Meng","year":"2016","unstructured":"Meng Zhang, Fei Wu, Xubin He, Ping Huang, Shunzhuo Wang, and Changsheng Xie. 2016. REAL: A retention error aware LDPC decoding scheme to improve NAND flash read performance. In 2016 32nd Symposium on Mass Storage Systems and Technologies (MSST\u201916). IEEE, 1\u201313."},{"key":"e_1_3_1_57_2","first-page":"243","volume-title":"11th USENIX Conference on File and Storage Technologies (FAST\u201913)","author":"Zhao Kai","year":"2013","unstructured":"Kai Zhao, Wenzhe Zhao, Hongbin Sun, Xiaodong Zhang, Nanning Zheng, and Tong Zhang. 2013. \\(LDPC-in-SSD\\) : Making advanced error correction codes work effectively in solid state drives. In 11th USENIX Conference on File and Storage Technologies (FAST\u201913). 243\u2013256."},{"key":"e_1_3_1_58_2","first-page":"1","article-title":"Spatio-temporal modeling for flash memory channels using conditional generative nets","author":"Zheng Simeng","year":"2023","unstructured":"Simeng Zheng, Chih-Hui Ho, Wenyu Peng, and Paul H. Siegel. 2023. Spatio-temporal modeling for flash memory channels using conditional generative nets. 2023 Design, Automation & Test in Europe Conference & Exhibition (DATE\u201923) (2023), 1\u20136.","journal-title":"2023 Design, Automation & Test in Europe Conference & Exhibition (DATE\u201923)"},{"key":"e_1_3_1_59_2","doi-asserted-by":"crossref","first-page":"196","DOI":"10.1109\/ITW54588.2022.9965920","article-title":"Code-aware storage channel modeling via machine learning","author":"Zheng Simeng","year":"2022","unstructured":"Simeng Zheng and Paul H. Siegel. 2022. Code-aware storage channel modeling via machine learning. 2022 IEEE Information Theory Workshop (ITW\u201922), 196\u2013201.","journal-title":"2022 IEEE Information Theory Workshop (ITW\u201922)"}],"container-title":["ACM Transactions on Architecture and Code Optimization"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3663478","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/3663478","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,18]],"date-time":"2025-06-18T23:56:46Z","timestamp":1750291006000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3663478"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2024,9,14]]},"references-count":58,"journal-issue":{"issue":"3","published-print":{"date-parts":[[2024,9,30]]}},"alternative-id":["10.1145\/3663478"],"URL":"https:\/\/doi.org\/10.1145\/3663478","relation":{},"ISSN":["1544-3566","1544-3973"],"issn-type":[{"value":"1544-3566","type":"print"},{"value":"1544-3973","type":"electronic"}],"subject":[],"published":{"date-parts":[[2024,9,14]]},"assertion":[{"value":"2023-11-14","order":0,"name":"received","label":"Received","group":{"name":"publication_history","label":"Publication History"}},{"value":"2024-04-19","order":2,"name":"accepted","label":"Accepted","group":{"name":"publication_history","label":"Publication History"}},{"value":"2024-09-14","order":3,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}