{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,6,11]],"date-time":"2026-06-11T15:54:30Z","timestamp":1781193270730,"version":"3.54.1"},"publisher-location":"New York, NY, USA","reference-count":26,"publisher":"ACM","license":[{"start":{"date-parts":[[2024,6,19]],"date-time":"2024-06-19T00:00:00Z","timestamp":1718755200000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/creativecommons.org\/licenses\/by\/4.0\/"}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2024,6,19]]},"DOI":"10.1145\/3665283.3665288","type":"proceedings-article","created":{"date-parts":[[2024,6,17]],"date-time":"2024-06-17T18:28:00Z","timestamp":1718648880000},"page":"44-52","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":3,"title":["Soft GPGPU versus IP cores: Quantifying and Reducing the Performance Gap"],"prefix":"10.1145","author":[{"ORCID":"https:\/\/orcid.org\/0000-0001-8206-2077","authenticated-orcid":false,"given":"Martin","family":"Langhammer","sequence":"first","affiliation":[{"name":"Intel, United Kingdom and Imperial College London, United Kingdom"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-0201-310X","authenticated-orcid":false,"given":"George","family":"Constantinides","sequence":"additional","affiliation":[{"name":"Imperial College London, United Kingdom"}],"role":[{"vocabulary":"crossref","role":"author"}]}],"member":"320","published-online":{"date-parts":[[2024,6,19]]},"reference":[{"key":"e_1_3_2_1_1_1","doi-asserted-by":"crossref","unstructured":"10 nm process 2024. 10 nm process. https:\/\/en.wikipedia.org\/wiki\/10_nm_processAccessed: 2024-01-10.","DOI":"10.47829\/COS.2024.101001"},{"key":"e_1_3_2_1_2_1","unstructured":"7 nm process 2024. 7 nm process. https:\/\/en.wikipedia.org\/wiki\/7_nm_processAccessed: 2024-01-10."},{"key":"e_1_3_2_1_3_1","doi-asserted-by":"publisher","DOI":"10.1109\/FPT.2012.6412112"},{"key":"e_1_3_2_1_4_1","doi-asserted-by":"publisher","DOI":"10.1145\/2847263.2847273"},{"key":"e_1_3_2_1_5_1","doi-asserted-by":"publisher","DOI":"10.7275\/12722172"},{"key":"e_1_3_2_1_6_1","doi-asserted-by":"publisher","DOI":"10.1109\/FPT.2013.6718358"},{"key":"e_1_3_2_1_7_1","doi-asserted-by":"publisher","DOI":"10.1145\/1950413.1950420"},{"key":"e_1_3_2_1_8_1","doi-asserted-by":"publisher","DOI":"10.1145\/3123939.3123953"},{"key":"e_1_3_2_1_9_1","doi-asserted-by":"publisher","DOI":"10.1007\/978-0-387-09766-4_243"},{"key":"e_1_3_2_1_10_1","doi-asserted-by":"publisher","DOI":"10.1007\/s11265-021-01655-1"},{"key":"e_1_3_2_1_11_1","doi-asserted-by":"publisher","unstructured":"C. Gou and G. Gaydadjiev. 2013. Addressing GPU on-chip shared memory bank conflicts using elastic pipeline. (2013) 400\u2013429. https:\/\/doi.org\/10.1007\/s10766-012-0201-1 International Journal of Parallel Programming.","DOI":"10.1007\/s10766-012-0201-1"},{"key":"e_1_3_2_1_12_1","doi-asserted-by":"publisher","DOI":"10.1007\/s11265-018-1370-y"},{"key":"e_1_3_2_1_13_1","unstructured":"Intel 2017. FFT IP Core: User Guide. Intel. https:\/\/www.intel.co.uk\/content\/www\/uk\/en\/products\/details\/fpga\/intellectual-property\/dsp\/fft.html."},{"key":"e_1_3_2_1_14_1","unstructured":"Intel 2021. Intel Agilex FPGAs and SOCs. Intel. https:\/\/www.intel.com\/content\/www\/us\/en\/products\/programmable\/fpga\/agilex.html."},{"key":"e_1_3_2_1_15_1","doi-asserted-by":"publisher","DOI":"10.1109\/FPL60245.2023.00047"},{"key":"e_1_3_2_1_16_1","doi-asserted-by":"publisher","DOI":"10.1145\/3626202.3637567"},{"key":"e_1_3_2_1_17_1","doi-asserted-by":"publisher","DOI":"10.1109\/FPL53798.2021.00031"},{"key":"e_1_3_2_1_18_1","unstructured":"Microsemi 2020. HB0919 Handbook CoreVectorBlox. Microsemi. https:\/\/www.microsemi.com\/existing-parts\/parts\/152678."},{"key":"e_1_3_2_1_19_1","unstructured":"NVIDIA 2017. V100 GPU architecture. The world\u2019s most advanced data center GPU. Version WP-08608-001_v1. 1. NVIDIA."},{"key":"e_1_3_2_1_20_1","unstructured":"NVIDIA 2020. NVIDIA A100 Tensor Core GPU Architecture. NVIDIA. https:\/\/images.nvidia.com\/aem-dam\/en-zz\/Solutions\/data-center\/nvidia-ampere-architecture-whitepaper.pdf."},{"key":"e_1_3_2_1_21_1","unstructured":"NVIDIA 2023. Fast Fourier Transform for NVIDIA GPUs. NVIDIA. https:\/\/developer.nvidia.com\/cufft#performance."},{"key":"e_1_3_2_1_22_1","unstructured":"Nvidia. 2024. PTX ISA Release 8.4. \/\/docs.nvidia.com\/cuda\/pdf\/ptxisa8.4.pdf."},{"key":"e_1_3_2_1_23_1","doi-asserted-by":"publisher","DOI":"10.1145\/321450.321457"},{"key":"e_1_3_2_1_24_1","doi-asserted-by":"publisher","DOI":"10.1109\/FPT.2012.6412146"},{"key":"e_1_3_2_1_25_1","doi-asserted-by":"publisher","DOI":"10.1109\/CODES-ISSS.2013.6658993"},{"key":"e_1_3_2_1_26_1","doi-asserted-by":"publisher","DOI":"10.1016\/0167-8191(87)90018-4"}],"event":{"name":"HEART 2024: 14th International Symposium on Highly Efficient Accelerators and Reconfigurable Technologies","location":"Porto Portugal","acronym":"HEART 2024"},"container-title":["14th International Symposium on Highly Efficient Accelerators and Reconfigurable Technologies (HEART 24))"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3665283.3665288","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/3665283.3665288","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,8,26]],"date-time":"2025-08-26T19:37:49Z","timestamp":1756237069000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3665283.3665288"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2024,6,19]]},"references-count":26,"alternative-id":["10.1145\/3665283.3665288","10.1145\/3665283"],"URL":"https:\/\/doi.org\/10.1145\/3665283.3665288","relation":{},"subject":[],"published":{"date-parts":[[2024,6,19]]},"assertion":[{"value":"2024-06-19","order":3,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}