{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,1,10]],"date-time":"2026-01-10T07:32:09Z","timestamp":1768030329916,"version":"3.49.0"},"publisher-location":"New York, NY, USA","reference-count":5,"publisher":"ACM","license":[{"start":{"date-parts":[[2024,6,19]],"date-time":"2024-06-19T00:00:00Z","timestamp":1718755200000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2024,6,19]]},"DOI":"10.1145\/3665283.3665294","type":"proceedings-article","created":{"date-parts":[[2024,6,17]],"date-time":"2024-06-17T18:28:00Z","timestamp":1718648880000},"page":"135-136","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":2,"title":["An End-to-End Programming Model for AI Engine Architectures"],"prefix":"10.1145","author":[{"ORCID":"https:\/\/orcid.org\/0009-0005-3450-2847","authenticated-orcid":false,"given":"Maksim","family":"Levental","sequence":"first","affiliation":[{"name":"University of Chicago, United States"}]},{"ORCID":"https:\/\/orcid.org\/0009-0006-6960-6651","authenticated-orcid":false,"given":"Arham","family":"Khan","sequence":"additional","affiliation":[{"name":"University of Chicago, United States"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-6781-7432","authenticated-orcid":false,"given":"Ryan","family":"Chard","sequence":"additional","affiliation":[{"name":"Argonne National Laboratory, United States"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-7370-4805","authenticated-orcid":false,"given":"Kyle","family":"Chard","sequence":"additional","affiliation":[{"name":"University of Chicago, United States"}]},{"ORCID":"https:\/\/orcid.org\/0000-0003-2956-8428","authenticated-orcid":false,"given":"Stephen","family":"Neuendorffer","sequence":"additional","affiliation":[{"name":"Advanced Micro Devices Inc., United States"}]},{"ORCID":"https:\/\/orcid.org\/0000-0003-2129-5269","authenticated-orcid":false,"given":"Ian","family":"Foster","sequence":"additional","affiliation":[{"name":"University of Chicago, United States"}]}],"member":"320","published-online":{"date-parts":[[2024,6,19]]},"reference":[{"key":"e_1_3_2_1_1_1","unstructured":"2022. AI Engines and Their Applications. Technical Report. Advanced Micro Devices Inc."},{"key":"e_1_3_2_1_2_1","first-page":"18","article-title":"\u00a0Ferreira. 2019. ADD: Accelerator Design and Deploy-A tool for FPGA high-performance dataflow computing","volume":"31","author":"Jeronimo C.","year":"2019","unstructured":"Jeronimo C.\u00a0Penha, Lucas B.\u00a0Silva, Jansen M.\u00a0Silva, Kristtopher\u00a0K Coelho, Hector P.\u00a0Baranda, Jos\u00e9\u00a0Augusto M.\u00a0Nacif, and Ricardo S.\u00a0Ferreira. 2019. ADD: Accelerator Design and Deploy-A tool for FPGA high-performance dataflow computing. Concurrency and Computation: Practice and Experience 31, 18 (2019), e5096.","journal-title":"Concurrency and Computation: Practice and Experience"},{"key":"e_1_3_2_1_3_1","volume-title":"Applied Reconfigurable Computing. Architectures, Tools, and Applications, Fernando Rinc\u00f3n, Jes\u00fas Barba, Hayden K.\u00a0H. So, Pedro Diniz, and Juli\u00e1n Caba (Eds.)","author":"George Charitopoulos N.","unstructured":"George Charitopoulos and Dionisios\u00a0N. Pnevmatikatos. 2020. A CGRA Definition Framework for Dataflow Applications. In Applied Reconfigurable Computing. Architectures, Tools, and Applications, Fernando Rinc\u00f3n, Jes\u00fas Barba, Hayden K.\u00a0H. So, Pedro Diniz, and Juli\u00e1n Caba (Eds.). Springer International Publishing, Cham, 271\u2013287."},{"key":"e_1_3_2_1_4_1","doi-asserted-by":"publisher","DOI":"10.1145\/2818950.2818983"},{"key":"e_1_3_2_1_5_1","unstructured":"Maksim Levental Alok Kamatar Ryan Chard Kyle Chard and Ian Foster. 2023. nelli: a lightweight frontend for MLIR. arxiv:2307.16080\u00a0[cs.PL]"}],"event":{"name":"HEART 2024: 14th International Symposium on Highly Efficient Accelerators and Reconfigurable Technologies","location":"Porto Portugal","acronym":"HEART 2024"},"container-title":["14th International Symposium on Highly Efficient Accelerators and Reconfigurable Technologies (HEART 24))"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3665283.3665294","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/3665283.3665294","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,8,26]],"date-time":"2025-08-26T19:37:40Z","timestamp":1756237060000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3665283.3665294"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2024,6,19]]},"references-count":5,"alternative-id":["10.1145\/3665283.3665294","10.1145\/3665283"],"URL":"https:\/\/doi.org\/10.1145\/3665283.3665294","relation":{},"subject":[],"published":{"date-parts":[[2024,6,19]]},"assertion":[{"value":"2024-06-19","order":3,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}