{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,6,2]],"date-time":"2026-06-02T03:52:32Z","timestamp":1780372352045,"version":"3.54.1"},"publisher-location":"New York, NY, USA","reference-count":20,"publisher":"ACM","license":[{"start":{"date-parts":[[2024,6,19]],"date-time":"2024-06-19T00:00:00Z","timestamp":1718755200000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2024,6,19]]},"DOI":"10.1145\/3665283.3665295","type":"proceedings-article","created":{"date-parts":[[2024,6,17]],"date-time":"2024-06-17T18:28:00Z","timestamp":1718648880000},"page":"90-98","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":5,"title":["LiquidMD: Optimizing Inter-die and Intra-die placement for 2.5D FPGA Architectures"],"prefix":"10.1145","author":[{"ORCID":"https:\/\/orcid.org\/0000-0002-7344-2518","authenticated-orcid":false,"given":"Raveena","family":"Raikar","sequence":"first","affiliation":[{"name":"Ghent University, Belgium"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-4477-5313","authenticated-orcid":false,"given":"Dirk","family":"Stroobandt","sequence":"additional","affiliation":[{"name":"Ghent University, Belgium"}],"role":[{"vocabulary":"crossref","role":"author"}]}],"member":"320","published-online":{"date-parts":[[2024,6,19]]},"reference":[{"key":"e_1_3_2_1_1_1","doi-asserted-by":"publisher","DOI":"10.1109\/FPL53798.2021.00068"},{"key":"e_1_3_2_1_2_1","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD45719.2019.8942158"},{"key":"e_1_3_2_1_3_1","volume-title":"LEAPS: Topological-Layout-Adaptable Multi-Die FPGA Placement for Super Long Line Minimization. arxiv:2308.03233\u00a0[cs.AR]","author":"Di Zhixiong","year":"2024","unstructured":"Zhixiong Di, Runzhe Tao, Jing Mai, Lin Chen, and Yibo Lin. 2024. LEAPS: Topological-Layout-Adaptable Multi-Die FPGA Placement for Super Long Line Minimization. arxiv:2308.03233\u00a0[cs.AR]"},{"key":"e_1_3_2_1_4_1","doi-asserted-by":"publisher","DOI":"10.1145\/3289602.3293906"},{"key":"e_1_3_2_1_5_1","doi-asserted-by":"publisher","DOI":"10.1145\/3593025"},{"key":"e_1_3_2_1_6_1","doi-asserted-by":"publisher","DOI":"10.1145\/3490422.3502361"},{"key":"e_1_3_2_1_7_1","doi-asserted-by":"publisher","DOI":"10.1145\/2554688.2554776"},{"key":"e_1_3_2_1_8_1","doi-asserted-by":"publisher","DOI":"10.1109\/92.748202"},{"key":"e_1_3_2_1_9_1","doi-asserted-by":"publisher","DOI":"10.1145\/2902961.2903025"},{"key":"e_1_3_2_1_10_1","doi-asserted-by":"publisher","DOI":"10.1145\/3388617"},{"key":"e_1_3_2_1_11_1","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2015.2478280"},{"key":"e_1_3_2_1_12_1","doi-asserted-by":"publisher","DOI":"10.1145\/3557988.3569711"},{"key":"e_1_3_2_1_13_1","doi-asserted-by":"publisher","DOI":"10.1145\/3632409.3632839"},{"key":"e_1_3_2_1_14_1","doi-asserted-by":"publisher","DOI":"10.1109\/FPT.2018.00027"},{"key":"e_1_3_2_1_15_1","doi-asserted-by":"publisher","DOI":"10.1109\/FPL.2018.00010"},{"key":"e_1_3_2_1_16_1","first-page":"1","article-title":"Xilinx stacked silicon interconnect technology delivers breakthrough FPGA capacity, bandwidth, and power efficiency","volume":"1","author":"Saban Kirk","year":"2011","unstructured":"Kirk Saban. 2011. Xilinx stacked silicon interconnect technology delivers breakthrough FPGA capacity, bandwidth, and power efficiency. Xilinx, White Paper 1, 1 (2011), 1\u201310.","journal-title":"Xilinx, White Paper"},{"key":"e_1_3_2_1_17_1","unstructured":"UGent-HES. 2020. FPGA-CAD-Framework. https:\/\/github.ugent.be\/UGent-HES\/FPGA-CAD-Framework\/."},{"key":"e_1_3_2_1_18_1","doi-asserted-by":"publisher","DOI":"10.1109\/FPL.2016.7577303"},{"key":"e_1_3_2_1_19_1","doi-asserted-by":"publisher","DOI":"10.1109\/FPT.2017.8280116"},{"key":"e_1_3_2_1_20_1","unstructured":"VTR. 2015. verilog-to-routing-Interposer. https:\/\/github.com\/verilog-to-routing\/vtr-verilog-to-routing\/tree\/interposer\/."}],"event":{"name":"HEART 2024: 14th International Symposium on Highly Efficient Accelerators and Reconfigurable Technologies","location":"Porto Portugal","acronym":"HEART 2024"},"container-title":["14th International Symposium on Highly Efficient Accelerators and Reconfigurable Technologies (HEART 24))"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3665283.3665295","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/3665283.3665295","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,8,26]],"date-time":"2025-08-26T19:37:35Z","timestamp":1756237055000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3665283.3665295"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2024,6,19]]},"references-count":20,"alternative-id":["10.1145\/3665283.3665295","10.1145\/3665283"],"URL":"https:\/\/doi.org\/10.1145\/3665283.3665295","relation":{},"subject":[],"published":{"date-parts":[[2024,6,19]]},"assertion":[{"value":"2024-06-19","order":3,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}