{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,9,22]],"date-time":"2026-09-22T16:09:16Z","timestamp":1790093356819,"version":"4.0.1"},"publisher-location":"New York, NY, USA","reference-count":33,"publisher":"ACM","license":[{"start":{"date-parts":[[2024,6,19]],"date-time":"2024-06-19T00:00:00Z","timestamp":1718755200000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2024,6,19]]},"DOI":"10.1145\/3665283.3665297","type":"proceedings-article","created":{"date-parts":[[2024,6,17]],"date-time":"2024-06-17T18:28:00Z","timestamp":1718648880000},"page":"109-118","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":3,"title":["CAD Techniques for NoC-Connected Multi-CGRA Systems"],"prefix":"10.1145","author":[{"ORCID":"https:\/\/orcid.org\/0009-0008-6985-6081","authenticated-orcid":false,"given":"Haoran","family":"Wei","sequence":"first","affiliation":[{"name":"University of Toronto, Canada"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0009-0009-9957-3338","authenticated-orcid":false,"given":"Omkar","family":"Bhilare","sequence":"additional","affiliation":[{"name":"University of Toronto, Canada"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0009-0001-8712-1918","authenticated-orcid":false,"given":"Hamas","family":"Waqar","sequence":"additional","affiliation":[{"name":"University of Toronto, Canada"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0000-0001-9083-6853","authenticated-orcid":false,"given":"Jason H.","family":"Anderson","sequence":"additional","affiliation":[{"name":"University of Toronto, Canada"}],"role":[{"vocabulary":"crossref","role":"author"}]}],"member":"320","published-online":{"date-parts":[[2024,6,19]]},"reference":[{"key":"e_1_3_2_1_1_1","unstructured":"2023. The NanGate FreePDK45 Open Cell Library."},{"key":"e_1_3_2_1_2_1","unstructured":"Mohamed Abdelfattah. 2016. Embedded Networks on Chip for Field-Programmable Gate Arrays. Ph.D. Thesis Unversity of Toronto (2016)."},{"key":"e_1_3_2_1_3_1","volume-title":"Abdelfattah and Vaughn Betz","author":"S.","year":"2013","unstructured":"Mohamed\u00a0S. Abdelfattah and Vaughn Betz. 2013. The power of communication: Energy-efficient NOCS for FPGAS. In FPL."},{"key":"e_1_3_2_1_4_1","volume-title":"The Cost of Flexibility: Embedded versus Discrete Routers in CGRAs for HPC","author":"Adhi Boma","unstructured":"Boma Adhi, Carlos Cortes, Yiyu Tan, Takuya Kojima, Artur Podobas, and Kentaro Sano. 2022. The Cost of Flexibility: Embedded versus Discrete Routers in CGRAs for HPC. In IEEE CLUSTER."},{"key":"e_1_3_2_1_5_1","volume-title":"Exploring Inter-tile Connectivity for HPC-oriented CGRA with Lower Resource Usage","author":"Adhi A.","unstructured":"Boma\u00a0A. Adhi, Carlos Cortes, Tomohiro Ueno, Yiyu Tan, Takuya Kojima, Artur Podobas, and Kentaro Sano. 2022. Exploring Inter-tile Connectivity for HPC-oriented CGRA with Lower Resource Usage. In IEEE FPT."},{"key":"e_1_3_2_1_6_1","doi-asserted-by":"crossref","unstructured":"Jason Anderson Boma Adhi Carlos Cortes Emanuele\u00a0Del Sozzo Omar Ragheb and Kentaro Sano. 2023. Exploration of Compute vs. Interconnect Tradeoffs in CGRAs for HPC. In HEART. 59\u201368.","DOI":"10.1145\/3597031.3597055"},{"key":"e_1_3_2_1_7_1","unstructured":"Daniel Becker. 2012. Efficient Microarchitecture for Network-on-Chip Routers. Ph.D. Thesis Stanford University (2012)."},{"key":"e_1_3_2_1_8_1","volume-title":"An Open-Source Constraints-Driven General Partitioning Multi-Tool for VLSI Physical Design","author":"Bustany Ismail","unstructured":"Ismail Bustany, Grigor Gasparyan, Andrew\u00a0B. Kahng, Ioannis Koutis, Bodhisatta Pramanik, and Zhiang Wang. 2023. An Open-Source Constraints-Driven General Partitioning Multi-Tool for VLSI Physical Design. In IEEE\/ACM ICCAD."},{"key":"e_1_3_2_1_9_1","volume-title":"Performance-Driven Simultaneous Partitioning and Routing for Multi-FPGA Systems","author":"Chen Ming-Hung","unstructured":"Ming-Hung Chen, Yao-Wen Chang, and Jun-Jie Wang. 2021. Performance-Driven Simultaneous Partitioning and Routing for Multi-FPGA Systems. In ACM\/IEEE DAC. 1129\u20131134."},{"key":"e_1_3_2_1_10_1","volume-title":"Multi-FPGA Partitioning Using Simulated Annealing. Master\u2019s thesis","author":"Chen Tao","unstructured":"Tao Chen. 2004. Multi-FPGA Partitioning Using Simulated Annealing. Master\u2019s thesis. University of Cincinnati. http:\/\/rave.ohiolink.edu\/etdc\/view?acc_num=ucin1077766831"},{"key":"e_1_3_2_1_11_1","volume-title":"An architecture-agnostic integer linear programming approach to CGRA mapping","author":"Chin Alexander","unstructured":"S.\u00a0Alexander Chin and Jason\u00a0Helge Anderson. 2018. An architecture-agnostic integer linear programming approach to CGRA mapping. In IEEE\/ACM DAC."},{"key":"e_1_3_2_1_12_1","volume-title":"CGRA-ME: A unified framework for CGRA modelling and exploration","author":"Chin Alexander","unstructured":"S.\u00a0Alexander Chin, Noriaki Sakamoto, Allan Rui, Jim Zhao, Jin\u00a0Hee Kim, Yuko Hara-Azumi, and Jason Anderson. 2017. CGRA-ME: A unified framework for CGRA modelling and exploration. In IEEE ASAP. 184\u2013189."},{"key":"e_1_3_2_1_13_1","doi-asserted-by":"publisher","DOI":"10.1109\/71.219761"},{"key":"e_1_3_2_1_14_1","volume-title":"Double-Precision FPUs in High-Performance Computing: An Embarrassment of Riches?","author":"Domke Jens","unstructured":"Jens Domke, Kazuaki Matsumura, Mohamed Wahib, Haoyu Zhang, Keita Yashima, Toshiki Tsuchikawa, Yohei Tsuji, Artur Podobas, and Satoshi Matsuoka. 2019. Double-Precision FPUs in High-Performance Computing: An Embarrassment of Riches?. In IEEE IPDPS. 78\u201388."},{"key":"e_1_3_2_1_15_1","doi-asserted-by":"crossref","unstructured":"Stephen Friedman Allan Carroll Brian Van\u00a0Essen Benjamin Ylvisaker Carl Ebeling and Scott Hauck. 2009. SPR: an architecture-adaptive CGRA mapping tool. In ACM FPGA. 191\u2013200.","DOI":"10.1145\/1508128.1508158"},{"key":"e_1_3_2_1_16_1","first-page":"69","article-title":"Multilevel hypergraph partitioning: applications in VLSI domain","volume":"7","author":"Karypis G.","year":"1999","unstructured":"G. Karypis, R. Aggarwal, V. Kumar, and S. Shekhar. 1999. Multilevel hypergraph partitioning: applications in VLSI domain. IEEE TTVLSI 7, 1 (1999), 69\u201379.","journal-title":"IEEE TTVLSI"},{"key":"e_1_3_2_1_17_1","doi-asserted-by":"publisher","DOI":"10.1155\/2000\/19436"},{"key":"e_1_3_2_1_18_1","doi-asserted-by":"publisher","DOI":"10.1145\/2629610"},{"key":"e_1_3_2_1_19_1","first-page":"584","article-title":"A linear programming-based algorithm for floorplanning in VLSI design","volume":"22","author":"Kim Jae-Gon","year":"2003","unstructured":"Jae-Gon Kim and Yeong-Dae Kim. 2003. A linear programming-based algorithm for floorplanning in VLSI design. IEEE TCAD 22, 5 (2003), 584\u2013592.","journal-title":"IEEE TCAD"},{"key":"e_1_3_2_1_20_1","doi-asserted-by":"publisher","DOI":"10.1109\/TPDS.2020.3007492"},{"key":"e_1_3_2_1_21_1","volume-title":"Multi-FPGA Application Partitioning and Infrastructure. Master\u2019s thesis","author":"Mazraeli Mohammadmahdi","year":"1807","unstructured":"Mohammadmahdi Mazraeli. 2023. Multi-FPGA Application Partitioning and Infrastructure. Master\u2019s thesis. University of Toronto (Canada). https:\/\/tspace.library.utoronto.ca\/handle\/1807\/128122"},{"key":"e_1_3_2_1_22_1","volume-title":"A Scalable and Low-Power FPGA-Aware Network-on-Chip Architecture","author":"Mazumdar Somnath","unstructured":"Somnath Mazumdar, Alberto Scionti, Antoni Portero, Jan Martinovi\u010d, and Olivier Terzo. 2018. A Scalable and Low-Power FPGA-Aware Network-on-Chip Architecture. In Complex, Intelligent, and Software Intensive Systems, Leonard Barolli and Olivier Terzo (Eds.). Springer International Publishing, Cham, 407\u2013420."},{"key":"e_1_3_2_1_23_1","doi-asserted-by":"crossref","unstructured":"Larry McMurchie and Carl Ebeling. 1995. PathFinder: A negotiation-based performance-driven router for FPGAs. In ACM FPGA. 111\u2013117.","DOI":"10.1145\/201310.201328"},{"key":"e_1_3_2_1_24_1","volume-title":"An integrated partitioning and synthesis system for dynamically reconfigurable Multi-FPGA architectures","author":"Ouaiss Iyad","unstructured":"Iyad Ouaiss, Sriram Govindarajan, Vinoo Srinivasan, Meenakshi Kaul, and Ranga Vemuri. 1998. An integrated partitioning and synthesis system for dynamically reconfigurable Multi-FPGA architectures. In Parallel and Distributed Processing, Jos\u00e9 Rolim (Ed.). Springer Berlin Heidelberg, Berlin, Heidelberg, 31\u201336."},{"key":"e_1_3_2_1_25_1","doi-asserted-by":"publisher","DOI":"10.1145\/1454115.1454140"},{"key":"e_1_3_2_1_26_1","volume-title":"On-Chip Networks","author":"Peh Li-Shiuan","unstructured":"Li-Shiuan Peh and Natalie\u00a0Enright Jerger. 2009. On-Chip Networks. Morgan and Claypool Publishers."},{"key":"e_1_3_2_1_27_1","volume-title":"CLUMAP: Clustered Mapper for CGRAs with Predication","author":"Ragheb Omar","year":"2024","unstructured":"Omar Ragheb and Jason\u00a0Heldge Anderson. 2024. CLUMAP: Clustered Mapper for CGRAs with Predication. In IEEE\/ACM DAC."},{"key":"e_1_3_2_1_28_1","volume-title":"Towards a Scalable Software Defined Network-on-Chip for Next Generation Cloud. Sensors 18, 7","author":"Scionti Alberto","year":"2018","unstructured":"Alberto Scionti, Somnath Mazumdar, and Antoni Portero. 2018. Towards a Scalable Software Defined Network-on-Chip for Next Generation Cloud. Sensors 18, 7 (2018)."},{"key":"e_1_3_2_1_29_1","volume-title":"Multi-resource aware partitioning algorithms for FPGAs with heterogeneous resources","author":"Selvakkumaran Navaratnasothie","unstructured":"Navaratnasothie Selvakkumaran, Abhishek Ranjan, Salil Raje, and George Karypis. 2004. Multi-resource aware partitioning algorithms for FPGAs with heterogeneous resources. In IEEE\/ACM DAC. 741\u2013746."},{"key":"e_1_3_2_1_30_1","doi-asserted-by":"crossref","unstructured":"S. Subramanian D.M. Rao and P.A. Wilsey. 2000. Study of a multilevel approach to partitioning for parallel logic simulation. In IEEE IPDPS. 833\u2013838.","DOI":"10.1109\/IPDPS.2000.846071"},{"key":"e_1_3_2_1_31_1","doi-asserted-by":"publisher","DOI":"10.1007\/s11222-007-9033-z"},{"key":"e_1_3_2_1_32_1","volume-title":"PANORAMA: divide-and-conquer approach for mapping complex loop kernels on CGRA","author":"Wijerathne Dhananjaya","unstructured":"Dhananjaya Wijerathne, Zhaoying Li, Thilini\u00a0Kaushalya Bandara, and Tulika Mitra. 2022. PANORAMA: divide-and-conquer approach for mapping complex loop kernels on CGRA. In IEEE\/ACM DAC. 127\u2013132."},{"key":"e_1_3_2_1_33_1","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD51958.2021.9643481"}],"event":{"name":"HEART 2024: 14th International Symposium on Highly Efficient Accelerators and Reconfigurable Technologies","location":"Porto Portugal","acronym":"HEART 2024"},"container-title":["14th International Symposium on Highly Efficient Accelerators and Reconfigurable Technologies (HEART 24))"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3665283.3665297","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/3665283.3665297","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,8,26]],"date-time":"2025-08-26T19:37:56Z","timestamp":1756237076000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3665283.3665297"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2024,6,19]]},"references-count":33,"alternative-id":["10.1145\/3665283.3665297","10.1145\/3665283"],"URL":"https:\/\/doi.org\/10.1145\/3665283.3665297","relation":{},"subject":[],"published":{"date-parts":[[2024,6,19]]},"assertion":[{"value":"2024-06-19","order":3,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}