{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,6,19]],"date-time":"2026-06-19T16:12:59Z","timestamp":1781885579698,"version":"3.54.5"},"publisher-location":"New York, NY, USA","reference-count":18,"publisher":"ACM","license":[{"start":{"date-parts":[[2024,6,19]],"date-time":"2024-06-19T00:00:00Z","timestamp":1718755200000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/creativecommons.org\/licenses\/by-nc-sa\/4.0\/"}],"funder":[{"name":"JSPS KAKENHI (Grant-in-Aid for Scientific Research)","award":["21H04869, 22H02464"],"award-info":[{"award-number":["21H04869, 22H02464"]}]}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2024,6,19]]},"DOI":"10.1145\/3665283.3665298","type":"proceedings-article","created":{"date-parts":[[2024,6,17]],"date-time":"2024-06-17T18:28:00Z","timestamp":1718648880000},"page":"119-125","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":1,"title":["Systolic Array-Based Many-Core Processor with Simultaneous Dual-Instruction Issuance"],"prefix":"10.1145","author":[{"ORCID":"https:\/\/orcid.org\/0009-0006-5171-7492","authenticated-orcid":false,"given":"Yuxi","family":"Tan","sequence":"first","affiliation":[{"name":"Graduate School of Science and Technology, University of Tsukuba, Japan"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0009-0002-1938-1774","authenticated-orcid":false,"given":"Masaru","family":"Nishimura","sequence":"additional","affiliation":[{"name":"Graduate School of Science and Technology, University of Tsukuba, Japan"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0000-0001-8504-4739","authenticated-orcid":false,"given":"Riadh Ben","family":"Abdelhamid","sequence":"additional","affiliation":[{"name":"The Institute for Computer Engineering, Heidelberg University, Germany"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0009-0008-6006-6761","authenticated-orcid":false,"given":"Bingjie","family":"Guo","sequence":"additional","affiliation":[{"name":"Graduate School of Science and Technology, University of Tsukuba, Japan"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0009-0000-0907-7379","authenticated-orcid":false,"given":"Qixiang","family":"Gao","sequence":"additional","affiliation":[{"name":"Graduate School of Science and Technology, University of Tsukuba, Japan"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0000-0001-9744-8271","authenticated-orcid":false,"given":"Yoshiki","family":"Yamaguchi","sequence":"additional","affiliation":[{"name":"Institute of Systems and Information Engineering, University of Tsukuba, Japan and Research and Education Institute for Semiconductors and Informatics, Kumamoto University, Japan"}],"role":[{"vocabulary":"crossref","role":"author"}]}],"member":"320","published-online":{"date-parts":[[2024,6,19]]},"reference":[{"key":"e_1_3_2_1_1_1","doi-asserted-by":"publisher","DOI":"10.1145\/2847263.2847273"},{"key":"e_1_3_2_1_2_1","volume-title":"Soft GPGPUs for Embedded FPGAs: An Architectural Evaluation. In the 2nd International Workshop on Overlay Architectures for FPGAs (OLAF)(FPGA \u201916)","author":"Andryc Kevin","year":"2016","unstructured":"Kevin Andryc, Tedy Thomas, and Russell Tessier. 2016. Soft GPGPUs for Embedded FPGAs: An Architectural Evaluation. In the 2nd International Workshop on Overlay Architectures for FPGAs (OLAF)(FPGA \u201916). arxiv, Ithaca, NY, USA, 25\u201330. arxiv:1606.06454\u00a0[cs.AR] https:\/\/arxiv.org\/html\/1605.08149"},{"key":"e_1_3_2_1_3_1","volume-title":"Berkeley ParLab seminar: [Online] https:\/\/parlab.eecs.berkeley.edu\/sites\/all\/parlab\/files\/20090827-glew-vector.pdf. (accessed on","author":"Glew Andy","year":"2024","unstructured":"Andy Glew. 2009. Coherent Threading. Berkeley ParLab seminar: [Online] https:\/\/parlab.eecs.berkeley.edu\/sites\/all\/parlab\/files\/20090827-glew-vector.pdf. (accessed on Feb 5, 2024)."},{"key":"e_1_3_2_1_4_1","doi-asserted-by":"publisher","DOI":"10.1145\/3182177"},{"key":"e_1_3_2_1_5_1","unstructured":"Department of Economic and Social Affairs United Nations. 2015. Sustainable Development. [Online] https:\/\/sdgs.un.org\/goals. (accessed on Feb 5 2024)."},{"key":"e_1_3_2_1_6_1","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2014.6835936"},{"key":"e_1_3_2_1_7_1","doi-asserted-by":"publisher","DOI":"10.1109\/TC.1984.1676458"},{"key":"e_1_3_2_1_8_1","volume-title":"Microprocessor Trend Data. [Online] https:\/\/github.com\/karlrupp\/microprocessor-trend-data. (accessed on","author":"Rupp Karl","year":"2024","unstructured":"Karl Rupp. 2022. Microprocessor Trend Data. [Online] https:\/\/github.com\/karlrupp\/microprocessor-trend-data. (accessed on Feb 5, 2024)."},{"key":"e_1_3_2_1_9_1","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2013.6522352"},{"key":"e_1_3_2_1_10_1","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.2012.6237005"},{"key":"e_1_3_2_1_11_1","doi-asserted-by":"publisher","DOI":"10.1109\/ICASSP.2002.1005373"},{"key":"e_1_3_2_1_12_1","doi-asserted-by":"publisher","DOI":"10.1109\/ACCESS.2021.3074171"},{"key":"e_1_3_2_1_13_1","doi-asserted-by":"publisher","DOI":"10.1145\/3547657"},{"key":"e_1_3_2_1_14_1","doi-asserted-by":"publisher","DOI":"10.1145\/3241793.3241800"},{"key":"e_1_3_2_1_15_1","doi-asserted-by":"publisher","DOI":"10.2991\/aiie-16.2016.47"},{"key":"e_1_3_2_1_16_1","unstructured":"Xilinx 2020. Alveo U280 Data Center Accelerator Card Data Sheet. Xilinx. DS963."},{"key":"e_1_3_2_1_17_1","unstructured":"Xilinx 2023. Versal Adaptive SoC AI Engine Architecture Manual. Xilinx. AM009."},{"key":"e_1_3_2_1_18_1","volume-title":"CPU design: RISC-V CPU Architecture (in Chinese)","author":"Zhenbo Hu.","unstructured":"Zhenbo Hu. 2018. CPU design: RISC-V CPU Architecture (in Chinese). People Post Press, Beijing,China."}],"event":{"name":"HEART 2024: 14th International Symposium on Highly Efficient Accelerators and Reconfigurable Technologies","location":"Porto Portugal","acronym":"HEART 2024"},"container-title":["14th International Symposium on Highly Efficient Accelerators and Reconfigurable Technologies (HEART 24))"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3665283.3665298","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/3665283.3665298","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,8,26]],"date-time":"2025-08-26T19:37:51Z","timestamp":1756237071000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3665283.3665298"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2024,6,19]]},"references-count":18,"alternative-id":["10.1145\/3665283.3665298","10.1145\/3665283"],"URL":"https:\/\/doi.org\/10.1145\/3665283.3665298","relation":{},"subject":[],"published":{"date-parts":[[2024,6,19]]},"assertion":[{"value":"2024-06-19","order":3,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}