{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,8,27]],"date-time":"2025-08-27T00:20:10Z","timestamp":1756254010603,"version":"3.44.0"},"publisher-location":"New York, NY, USA","reference-count":51,"publisher":"ACM","license":[{"start":{"date-parts":[[2024,6,19]],"date-time":"2024-06-19T00:00:00Z","timestamp":1718755200000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2024,6,19]]},"DOI":"10.1145\/3665283.3665300","type":"proceedings-article","created":{"date-parts":[[2024,6,17]],"date-time":"2024-06-17T18:28:00Z","timestamp":1718648880000},"page":"99-108","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":3,"title":["VIPER: A VTR Interface for Placement with Error Resilience"],"prefix":"10.1145","author":[{"ORCID":"https:\/\/orcid.org\/0009-0007-4519-5947","authenticated-orcid":false,"given":"Kate","family":"Thurmer","sequence":"first","affiliation":[{"name":"University of Toronto, Canada"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0003-0528-6493","authenticated-orcid":false,"given":"Vaughn","family":"Betz","sequence":"additional","affiliation":[{"name":"University of Toronto, Canada"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"320","published-online":{"date-parts":[[2024,6,19]]},"reference":[{"key":"e_1_3_2_1_1_1","doi-asserted-by":"publisher","DOI":"10.1145\/3233244"},{"key":"e_1_3_2_1_2_1","unstructured":"Sassan Ahmadi. 2016. Toward 5G Xilinx Solutions and Enablers for Next-Generation Wireless Systems. Technical Report WP476. Xilinx Inc.https:\/\/docs.xilinx.com\/v\/u\/en-US\/wp476-toward-5g"},{"key":"e_1_3_2_1_3_1","volume-title":"Ultrascale Architecture and product data sheet: Overview. Retrieved","author":"AMD.","year":"2024","unstructured":"AMD. 2022. Ultrascale Architecture and product data sheet: Overview. Retrieved January 2024 from https:\/\/docs.xilinx.com\/v\/u\/en-US\/ds890-ultrascale-overview"},{"key":"e_1_3_2_1_4_1","doi-asserted-by":"publisher","DOI":"10.1007\/3-540-63465-7_226"},{"key":"e_1_3_2_1_5_1","doi-asserted-by":"publisher","DOI":"10.1109\/MCAS.2021.3071607"},{"key":"e_1_3_2_1_6_1","doi-asserted-by":"publisher","DOI":"10.1109\/ICFPT51103.2020.00011"},{"key":"e_1_3_2_1_7_1","doi-asserted-by":"publisher","DOI":"10.1109\/FPL.2007.4380635"},{"key":"e_1_3_2_1_8_1","doi-asserted-by":"publisher","DOI":"10.1145\/996566.1142989"},{"key":"e_1_3_2_1_9_1","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-540-30117-2_18"},{"key":"e_1_3_2_1_10_1","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2017.2778058"},{"key":"e_1_3_2_1_11_1","doi-asserted-by":"publisher","DOI":"10.1109\/IISWC.2017.8167769"},{"key":"e_1_3_2_1_12_1","unstructured":"DARPA. 2016. A Camera That Can See Unlike Any Imager Before It. https:\/\/www.darpa.mil\/news-events\/2016-09-16"},{"key":"e_1_3_2_1_13_1","doi-asserted-by":"publisher","DOI":"10.1145\/296399.296431"},{"key":"e_1_3_2_1_14_1","unstructured":"VTR Documentation. 2022. FPGA Architecture Description. https:\/\/docs.verilogtorouting.org\/en\/latest\/arch\/#fpga-architecture-description"},{"key":"e_1_3_2_1_15_1","unstructured":"VTR Documentation. 2022. VPR File Formats. https:\/\/docs.verilogtorouting.org\/en\/latest\/vpr\/file_formats"},{"key":"e_1_3_2_1_16_1","doi-asserted-by":"publisher","DOI":"10.1145\/3597031.3597054"},{"key":"e_1_3_2_1_17_1","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2021.3109863"},{"key":"e_1_3_2_1_18_1","doi-asserted-by":"publisher","DOI":"10.1109\/RADAR.2018.8378686"},{"key":"e_1_3_2_1_19_1","doi-asserted-by":"publisher","DOI":"10.1145\/2554688.2554763"},{"key":"e_1_3_2_1_20_1","doi-asserted-by":"publisher","DOI":"10.1109\/FPL.2012.6339278"},{"key":"e_1_3_2_1_21_1","unstructured":"Intel. 2016. Stratix-IV Features. https:\/\/www.intel.com\/content\/www\/us\/en\/products\/programmable\/devices\/features.html"},{"key":"e_1_3_2_1_22_1","unstructured":"Intel. 2022. Intel Quartus Prime Pro Edition User Guide Version 22.1 (ID 683236). https:\/\/www.intel.com\/content\/www\/us\/en\/docs\/programmable\/683236\/22-1\/design-place-and-route.html"},{"key":"e_1_3_2_1_23_1","doi-asserted-by":"publisher","DOI":"10.1145\/3289602.3293896"},{"key":"e_1_3_2_1_24_1","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2011.2170567"},{"key":"e_1_3_2_1_25_1","doi-asserted-by":"publisher","DOI":"10.1109\/T-C.1971.223159"},{"key":"e_1_3_2_1_26_1","doi-asserted-by":"publisher","DOI":"10.1109\/VLSI-SoC54400.2022.9939566"},{"key":"e_1_3_2_1_27_1","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2017.2729349"},{"key":"e_1_3_2_1_28_1","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD45719.2019.8942075"},{"key":"e_1_3_2_1_29_1","doi-asserted-by":"publisher","DOI":"10.1093\/mnras\/staa3895"},{"key":"e_1_3_2_1_30_1","doi-asserted-by":"publisher","DOI":"10.1155\/2010\/158602"},{"key":"e_1_3_2_1_31_1","doi-asserted-by":"publisher","DOI":"10.1145\/1950413.1950457"},{"key":"e_1_3_2_1_32_1","doi-asserted-by":"publisher","DOI":"10.1145\/2554688.2554783"},{"key":"e_1_3_2_1_33_1","volume-title":"Technical Report WP-01312-1.1. Intel Corporation. https:\/\/www.intel.com\/content\/dam\/www\/central-libraries\/us\/en\/documents\/build-5g-radios-with-agilex-fpgas-white-paper.pdf","author":"Maiden R.","year":"2023","unstructured":"R. Maiden, C. Lanzani, and A. Vora. 2023. Build More Cost-Effective and More Efficient 5G Radios with Intel Agilex FPGAs. Technical Report WP-01312-1.1. Intel Corporation. https:\/\/www.intel.com\/content\/dam\/www\/central-libraries\/us\/en\/documents\/build-5g-radios-with-agilex-fpgas-white-paper.pdf"},{"volume-title":"Evaluation of Hierarchical FPGA partitioning methodologies based on architecture Rent Parameter. In 2006 Ph. D. Research in Microelectronics and Electronics","author":"Marrakchi Zied","key":"e_1_3_2_1_34_1","unstructured":"Zied Marrakchi, Hayder Mrabet, and Habib Mehrez. 2006. Evaluation of Hierarchical FPGA partitioning methodologies based on architecture Rent Parameter. In 2006 Ph. D. Research in Microelectronics and Electronics. IEEE, 85\u201388."},{"key":"e_1_3_2_1_35_1","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2020.2998435"},{"key":"e_1_3_2_1_36_1","doi-asserted-by":"publisher","DOI":"10.1145\/3388617"},{"key":"e_1_3_2_1_37_1","doi-asserted-by":"publisher","DOI":"10.1109\/FPL.2013.6645503"},{"key":"e_1_3_2_1_38_1","doi-asserted-by":"publisher","DOI":"10.1145\/2966986.2980085"},{"key":"e_1_3_2_1_39_1","volume-title":"Better Together: Combining Analytical and Annealing Methods for FPGA Placement [Manuscript under review]. In to appear in 34rd International Conference on Field programmable Logic and Applications.","author":"Rajarathnam Rachel\u00a0Selina","year":"2024","unstructured":"Rachel\u00a0Selina Rajarathnam, Kate Thurmer, David Pan, Vaughn Betz, and Mahesh\u00a0A. Iyer. 2024. Better Together: Combining Analytical and Annealing Methods for FPGA Placement [Manuscript under review]. In to appear in 34rd International Conference on Field programmable Logic and Applications."},{"key":"e_1_3_2_1_40_1","doi-asserted-by":"publisher","DOI":"10.1145\/2145694.2145708"},{"key":"e_1_3_2_1_41_1","doi-asserted-by":"publisher","DOI":"10.1145\/503048.503058"},{"key":"e_1_3_2_1_42_1","doi-asserted-by":"publisher","DOI":"10.1145\/3061639.3062279"},{"key":"e_1_3_2_1_43_1","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2020.2995854"},{"key":"e_1_3_2_1_44_1","doi-asserted-by":"crossref","unstructured":"Russell Tessier and Heather Giza. 2000. Balancing Logic Utilization and Area Efficiency in FPGAs. Technical Report TR-CSE-00-5. Department of Electrical and Computer Engineering University of Massachusetts.","DOI":"10.1007\/3-540-44614-1_58"},{"key":"e_1_3_2_1_45_1","doi-asserted-by":"publisher","DOI":"10.1145\/1233501.1233643"},{"key":"e_1_3_2_1_46_1","doi-asserted-by":"publisher","DOI":"10.1109\/FPT.2017.8280116"},{"key":"e_1_3_2_1_47_1","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2017.2717786"},{"key":"e_1_3_2_1_48_1","unstructured":"VTR. 2023. ISPD16 Blif Files. https:\/\/github.com\/verilog-to-routing\/vtr-verilog-to-routing\/blob\/master\/vtr_flow\/benchmarks\/ispd-blif\/"},{"key":"e_1_3_2_1_49_1","unstructured":"VTR. 2023. Open Source FPGA Architecture Models. https:\/\/github.com\/verilog-to-routing\/vtr-verilog-to-routing\/blob\/master\/vtr_flow\/arch\/"},{"key":"e_1_3_2_1_50_1","doi-asserted-by":"publisher","DOI":"10.1145\/2872334.2886419"},{"key":"e_1_3_2_1_51_1","unstructured":"Evangaline Young. 2019. RippleFPGA. https:\/\/github.com\/cuhk-eda\/ripple-fpga."}],"event":{"name":"HEART 2024: 14th International Symposium on Highly Efficient Accelerators and Reconfigurable Technologies","acronym":"HEART 2024","location":"Porto Portugal"},"container-title":["14th International Symposium on Highly Efficient Accelerators and Reconfigurable Technologies (HEART 24))"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3665283.3665300","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/3665283.3665300","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,8,26]],"date-time":"2025-08-26T19:37:44Z","timestamp":1756237064000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3665283.3665300"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2024,6,19]]},"references-count":51,"alternative-id":["10.1145\/3665283.3665300","10.1145\/3665283"],"URL":"https:\/\/doi.org\/10.1145\/3665283.3665300","relation":{},"subject":[],"published":{"date-parts":[[2024,6,19]]},"assertion":[{"value":"2024-06-19","order":3,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}