{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,6,19]],"date-time":"2025-06-19T05:03:46Z","timestamp":1750309426165,"version":"3.41.0"},"publisher-location":"New York, NY, USA","reference-count":17,"publisher":"ACM","license":[{"start":{"date-parts":[[2024,8,5]],"date-time":"2024-08-05T00:00:00Z","timestamp":1722816000000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/creativecommons.org\/licenses\/by-nc-nd\/4.0\/"}],"funder":[{"name":"Institute of Information & communications Technology Planning & Evaluation (IITP)","award":["2022-0-00050"],"award-info":[{"award-number":["2022-0-00050"]}]}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2024,8,5]]},"DOI":"10.1145\/3665314.3670800","type":"proceedings-article","created":{"date-parts":[[2024,9,9]],"date-time":"2024-09-09T19:31:18Z","timestamp":1725910278000},"page":"1-6","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":0,"title":["GUMSO: Gating Unnecessary On-Chip Memory Slices for Power Optimization on GPUs"],"prefix":"10.1145","author":[{"ORCID":"https:\/\/orcid.org\/0000-0002-3883-9608","authenticated-orcid":false,"given":"Seunghyun","family":"Jin","sequence":"first","affiliation":[{"name":"Yonsei University, Seoul, Seoul, Republic of Korea"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0009-0000-2643-3435","authenticated-orcid":false,"given":"Hyunwuk","family":"Lee","sequence":"additional","affiliation":[{"name":"Yonsei University, Seoul, Seoul, Republic of Korea"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0001-5390-6445","authenticated-orcid":false,"given":"Won Woo","family":"Ro","sequence":"additional","affiliation":[{"name":"Yonsei University, Seoul, Seoul, Republic of Korea"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"320","published-online":{"date-parts":[[2024,9,9]]},"reference":[{"key":"e_1_3_2_1_1_1","doi-asserted-by":"publisher","DOI":"10.1145\/3140659.3080231"},{"key":"e_1_3_2_1_2_1","doi-asserted-by":"publisher","DOI":"10.1145\/1058129.1058148"},{"key":"e_1_3_2_1_3_1","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2013.6522317"},{"key":"e_1_3_2_1_4_1","volume-title":"NVIDIA GTC 2021","author":"Jia Z.","year":"2021","unstructured":"Jia, Z., Sandt, P. V., Maggioni, M., Smith, J., and Scarpazza, D. P. Dissecting the ampere gpu architecture through microbenchmarking. In NVIDIA GTC 2021 (2021)."},{"key":"e_1_3_2_1_5_1","first-page":"738","volume-title":"AccelWattch: A Power Modeling Framework for Modern GPUs. In MICRO-54:  54th Annual IEEE\/ACM International Symposium on Microarchitecture (Oct.","author":"Kandiah V.","year":"2021","unstructured":"Kandiah, V., Peverelle, S., Khairy, M., Pan, J., Manjunath, A., Rogers, T. G., Aamodt, T. M., and Hardavellas, N. AccelWattch: A Power Modeling Framework for Modern GPUs. In MICRO-54: 54th Annual IEEE\/ACM International Symposium on Microarchitecture (Oct. 2021), pp. 738--753."},{"key":"e_1_3_2_1_6_1","first-page":"473","volume-title":"Accel-Sim: An Extensible Simulation Framework for Validated GPU Modeling. In Proceedings of the ACM\/IEEE 47th Annual International Symposium on Computer Architecture (May.","author":"Khairy M.","year":"2020","unstructured":"Khairy, M., Shen, Z., Aamodt, T. M., and Rogers, T. G. Accel-Sim: An Extensible Simulation Framework for Validated GPU Modeling. In Proceedings of the ACM\/IEEE 47th Annual International Symposium on Computer Architecture (May. 2020), pp. 473--486."},{"key":"e_1_3_2_1_7_1","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2018.00041"},{"key":"e_1_3_2_1_8_1","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2016.2619348"},{"key":"e_1_3_2_1_9_1","doi-asserted-by":"publisher","DOI":"10.1145\/2749469.2750417"},{"key":"e_1_3_2_1_11_1","volume-title":"NVIDIA NVIDIA TESLA V100 GPU ARCHITECTURE","author":"NVIDIA.","year":"2017","unstructured":"NVIDIA. NVIDIA NVIDIA TESLA V100 GPU ARCHITECTURE, 2017."},{"key":"e_1_3_2_1_12_1","volume-title":"NVIDIA A100 Tensor Core GPU Architecture","author":"NVIDIA.","year":"2020","unstructured":"NVIDIA. NVIDIA A100 Tensor Core GPU Architecture, 2020."},{"key":"e_1_3_2_1_13_1","doi-asserted-by":"publisher","DOI":"10.1109\/IPDPS.2017.117"},{"key":"e_1_3_2_1_14_1","doi-asserted-by":"publisher","DOI":"10.5555\/2888116.2888372"},{"key":"e_1_3_2_1_15_1","doi-asserted-by":"publisher","DOI":"10.1145\/2851141.2851145"},{"key":"e_1_3_2_1_16_1","doi-asserted-by":"publisher","DOI":"10.1145\/2851141.2851145"},{"key":"e_1_3_2_1_17_1","first-page":"967","volume-title":"Selective Replication in Memory-Side GPU Caches. In 2020 53rd Annual IEEE\/ACM International Symposium on Microarchitecture (MICRO) (Oct.","author":"Zhao X.","year":"2020","unstructured":"Zhao, X., Jahre, M., and Eeckhout, L. Selective Replication in Memory-Side GPU Caches. In 2020 53rd Annual IEEE\/ACM International Symposium on Microarchitecture (MICRO) (Oct. 2020), IEEE, pp. 967--980."},{"key":"e_1_3_2_1_18_1","doi-asserted-by":"publisher","DOI":"10.1109\/ICCD.2016.7753335"}],"event":{"name":"ISLPED '24: 29th ACM\/IEEE International Symposium on Low Power Electronics and Design","sponsor":["SIGDA ACM Special Interest Group on Design Automation","IEEE CAS","IEEE EDA"],"location":"Newport Beach CA USA","acronym":"ISLPED '24"},"container-title":["Proceedings of the 29th ACM\/IEEE International Symposium on Low Power Electronics and Design"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3665314.3670800","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/3665314.3670800","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,19]],"date-time":"2025-06-19T00:58:34Z","timestamp":1750294714000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3665314.3670800"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2024,8,5]]},"references-count":17,"alternative-id":["10.1145\/3665314.3670800","10.1145\/3665314"],"URL":"https:\/\/doi.org\/10.1145\/3665314.3670800","relation":{},"subject":[],"published":{"date-parts":[[2024,8,5]]},"assertion":[{"value":"2024-09-09","order":3,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}