{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,3,27]],"date-time":"2026-03-27T17:03:04Z","timestamp":1774630984540,"version":"3.50.1"},"publisher-location":"New York, NY, USA","reference-count":20,"publisher":"ACM","license":[{"start":{"date-parts":[[2024,8,5]],"date-time":"2024-08-05T00:00:00Z","timestamp":1722816000000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2024,8,5]]},"DOI":"10.1145\/3665314.3670803","type":"proceedings-article","created":{"date-parts":[[2024,9,9]],"date-time":"2024-09-09T19:31:18Z","timestamp":1725910278000},"page":"1-6","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":2,"title":["STARC: Crafting Low-Power Mixed-Signal Neuromorphic Processors by Bridging SNN Frameworks and Analog Designs"],"prefix":"10.1145","author":[{"ORCID":"https:\/\/orcid.org\/0000-0002-9151-3447","authenticated-orcid":false,"given":"Kyuseung","family":"Han","sequence":"first","affiliation":[{"name":"ETRI, Deajeon, Republic of Korea"}]},{"ORCID":"https:\/\/orcid.org\/0009-0000-1862-0230","authenticated-orcid":false,"given":"Hyunseok","family":"Kwak","sequence":"additional","affiliation":[{"name":"Chung-Ang University, Seoul, Republic of Korea"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-8715-7929","authenticated-orcid":false,"given":"Kwang-Il","family":"Oh","sequence":"additional","affiliation":[{"name":"ETRI, Deajeon, Republic of Korea"}]},{"ORCID":"https:\/\/orcid.org\/0009-0008-1191-0815","authenticated-orcid":false,"given":"Sukho","family":"Lee","sequence":"additional","affiliation":[{"name":"ETRI, Deajeon, Republic of Korea"}]},{"ORCID":"https:\/\/orcid.org\/0000-0001-7539-0734","authenticated-orcid":false,"given":"HyeongUk","family":"Jang","sequence":"additional","affiliation":[{"name":"ETRI, Deajeon, Republic of Korea"}]},{"ORCID":"https:\/\/orcid.org\/0000-0003-3260-1620","authenticated-orcid":false,"given":"Jae-Jin","family":"Lee","sequence":"additional","affiliation":[{"name":"ETRI, Deajeon, Republic of Korea"}]},{"ORCID":"https:\/\/orcid.org\/0000-0001-5736-4583","authenticated-orcid":false,"given":"Woojoo","family":"Lee","sequence":"additional","affiliation":[{"name":"Chung-Ang University, Seoul, Seoul, Republic of Korea"}]}],"member":"320","published-online":{"date-parts":[[2024,9,9]]},"reference":[{"key":"e_1_3_2_1_1_1","doi-asserted-by":"publisher","DOI":"10.1109\/CICC53496.2022.9772783"},{"key":"e_1_3_2_1_2_1","doi-asserted-by":"publisher","DOI":"10.1109\/IEDM.2018.8614659"},{"key":"e_1_3_2_1_3_1","unstructured":"M. Dampfhoffer et al. 2023. Backpropagation-based learning techniques for deep spiking neural networks: a survey. IEEE TNNLS (2023)."},{"key":"e_1_3_2_1_4_1","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2018.112130359"},{"key":"e_1_3_2_1_5_1","volume-title":"Proc. of DATE.","author":"Di A.","unstructured":"A. Di Mauro et al. 2022. SNE: an energy-proportional digital accelerator for sparse event-based convolutions. In Proc. of DATE."},{"key":"e_1_3_2_1_6_1","doi-asserted-by":"publisher","DOI":"10.1109\/JPROC.2023.3308088"},{"key":"e_1_3_2_1_7_1","first-page":"3988","article-title":"Toward the optimal design and FPGA implementation of spiking neural networks","volume":"33","author":"Guo W.","year":"2022","unstructured":"W. Guo et al. 2022. Toward the optimal design and FPGA implementation of spiking neural networks. IEEE TNNLS 33, 8 (2022), 3988--4002.","journal-title":"IEEE TNNLS"},{"key":"e_1_3_2_1_8_1","volume-title":"Proc. of CVPR.","author":"Han B.","unstructured":"B. Han, G. Srinivasan, and K. Roy. 2020. RMP-SNN: residual membrane potential neuron for enabling deeper high-accuracy and low-latency spiking neural network. In Proc. of CVPR."},{"key":"e_1_3_2_1_9_1","first-page":"4642","article-title":"Developing TEI-aware ultralow-power SoC platforms for IoT end nodes","volume":"8","author":"Han K.","year":"2021","unstructured":"K. Han et al. 2021. Developing TEI-aware ultralow-power SoC platforms for IoT end nodes. IEEE IoT-J 8, 6 (2021), 4642--4656.","journal-title":"IEEE IoT-J"},{"key":"e_1_3_2_1_10_1","doi-asserted-by":"publisher","DOI":"10.1038\/s41598-020-60572-8"},{"key":"e_1_3_2_1_11_1","doi-asserted-by":"publisher","DOI":"10.1109\/CVPR.2018.00286"},{"key":"e_1_3_2_1_12_1","doi-asserted-by":"publisher","DOI":"10.1002\/aisy.202300460"},{"key":"e_1_3_2_1_13_1","first-page":"1543","article-title":"A fast and energy-efficient SNN processor with adaptive clock\/event-driven computation scheme and online learning","volume":"68","author":"Li S.","year":"2021","unstructured":"S. Li et al. 2021. A fast and energy-efficient SNN processor with adaptive clock\/event-driven computation scheme and online learning. IEEE TCS-I 68, 4 (2021), 1543--1552.","journal-title":"IEEE TCS-I"},{"key":"e_1_3_2_1_14_1","first-page":"1441","article-title":"Noise analysis of regenerative comparators for reconfigurable ADC architectures","volume":"55","author":"Nuzzo P.","year":"2008","unstructured":"P. Nuzzo et al. 2008. Noise analysis of regenerative comparators for reconfigurable ADC architectures. IEEE TCS-I 55, 6 (2008), 1441--1454.","journal-title":"IEEE TCS-I"},{"key":"e_1_3_2_1_15_1","doi-asserted-by":"publisher","DOI":"10.1109\/COOLCHIPS54332.2022.9772674"},{"key":"e_1_3_2_1_16_1","doi-asserted-by":"publisher","DOI":"10.1109\/TED.2017.2685519"},{"key":"e_1_3_2_1_17_1","first-page":"5081","article-title":"A 5.28-mm2 4.5-pJ\/SOP energy-efficient spiking neural network hardware with reconfigurable high processing speed neuron core and congestion-aware router","volume":"68","author":"Pu J.","year":"2021","unstructured":"J. Pu et al. 2021. A 5.28-mm2 4.5-pJ\/SOP energy-efficient spiking neural network hardware with reconfigurable high processing speed neuron core and congestion-aware router. IEEE TCS-I 68, 12 (2021), 5081--5094.","journal-title":"IEEE TCS-I"},{"key":"e_1_3_2_1_18_1","doi-asserted-by":"publisher","DOI":"10.1109\/IEDM19573.2019.8993431"},{"key":"e_1_3_2_1_19_1","volume-title":"Proc. of IJCNN. 1--9.","author":"Vigneron A.","unstructured":"A. Vigneron and J. Martinet. 2020. A critical survey of STDP in spiking neural networks for pattern recognition. In Proc. of IJCNN. 1--9."},{"key":"e_1_3_2_1_20_1","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2022.3179246"}],"event":{"name":"ISLPED '24: 29th ACM\/IEEE International Symposium on Low Power Electronics and Design","location":"Newport Beach CA USA","acronym":"ISLPED '24","sponsor":["SIGDA ACM Special Interest Group on Design Automation","IEEE CAS","IEEE EDA"]},"container-title":["Proceedings of the 29th ACM\/IEEE International Symposium on Low Power Electronics and Design"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3665314.3670803","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/3665314.3670803","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,19]],"date-time":"2025-06-19T00:58:34Z","timestamp":1750294714000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3665314.3670803"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2024,8,5]]},"references-count":20,"alternative-id":["10.1145\/3665314.3670803","10.1145\/3665314"],"URL":"https:\/\/doi.org\/10.1145\/3665314.3670803","relation":{},"subject":[],"published":{"date-parts":[[2024,8,5]]},"assertion":[{"value":"2024-09-09","order":3,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}