{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,3,11]],"date-time":"2026-03-11T16:36:53Z","timestamp":1773247013003,"version":"3.50.1"},"publisher-location":"New York, NY, USA","reference-count":23,"publisher":"ACM","license":[{"start":{"date-parts":[[2024,8,5]],"date-time":"2024-08-05T00:00:00Z","timestamp":1722816000000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"funder":[{"DOI":"10.13039\/100000001","name":"National Science Foundation","doi-asserted-by":"publisher","award":["2324945"],"award-info":[{"award-number":["2324945"]}],"id":[{"id":"10.13039\/100000001","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2024,8,5]]},"DOI":"10.1145\/3665314.3670807","type":"proceedings-article","created":{"date-parts":[[2024,9,9]],"date-time":"2024-09-09T19:31:18Z","timestamp":1725910278000},"page":"1-6","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":1,"title":["ML-INSIGHT: Machine Learning for Inrush Current Prediction and Power Switch Network Improvement"],"prefix":"10.1145","author":[{"ORCID":"https:\/\/orcid.org\/0009-0003-3439-8897","authenticated-orcid":false,"given":"Vikram","family":"Gopalakrishnan","sequence":"first","affiliation":[{"name":"Arizona State University, Tempe, United States"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0009-0004-6443-2934","authenticated-orcid":false,"given":"Bing-Yue","family":"Wu","sequence":"additional","affiliation":[{"name":"Arizona State University, Tempe, United States"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-3273-0724","authenticated-orcid":false,"given":"Vidya Ashok","family":"Chhabria","sequence":"additional","affiliation":[{"name":"Arizona State University, Tempe, AZ, United States"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"320","published-online":{"date-parts":[[2024,9,9]]},"reference":[{"key":"e_1_3_2_1_1_1","first-page":"41","article-title":"Impact of leakage and short circuit current in rush current analysis of power gated domains","author":"Sreekumar V.","year":"2010","unstructured":"V. Sreekumar and S. Ravichandran, \"Impact of leakage and short circuit current in rush current analysis of power gated domains,\" in Proceedings of the IEEE SoutheastCon, pp. 41--44, 2010.","journal-title":"Proceedings of the IEEE SoutheastCon"},{"key":"e_1_3_2_1_2_1","first-page":"362","volume-title":"ISQED","author":"Shi K.","year":"2007","unstructured":"K. Shi, Z. Lin, and Y.-M. Jiang, \"A power network synthesis method for industrial power gating designs,\" in Proc. ISQED, pp. 362--367, 2007."},{"key":"e_1_3_2_1_3_1","unstructured":"\"PowerSwitch-ML-INSIGHT \" 2024. https:\/\/github.com\/ASU-VDA-Lab\/PowerSwitch-ML-INSIGHT."},{"key":"e_1_3_2_1_4_1","first-page":"836","volume-title":"VLSI Des. (VLSID)","author":"Vilangudipitchai R.","year":"2005","unstructured":"R. Vilangudipitchai and P. Balsara, \"Power switch network design for MTCMOS,\" in Proc. VLSI Des. (VLSID), pp. 836--839, 2005."},{"key":"e_1_3_2_1_5_1","first-page":"321","volume-title":"CICC","author":"Kozhaya J.","year":"2004","unstructured":"J. Kozhaya and L. Bakir, \"An electrically robust method for placing power gating switches in voltage islands,\" in Proc. CICC, pp. 321--324, 2004."},{"key":"e_1_3_2_1_6_1","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2007.891093"},{"key":"e_1_3_2_1_7_1","first-page":"3086","volume-title":"ISCAS","author":"Chang C.-Y.","year":"2012","unstructured":"C.-Y. Chang, P.-C. Tso, C.-H. Huang, and P.-H. Yang, \"A fast wake-up power gating technique with inducing a balanced rush current,\" in Proc. ISCAS, pp. 3086--3089, 2012."},{"key":"e_1_3_2_1_8_1","first-page":"779","volume-title":"ICCAD","author":"Chen Y.-T.","year":"2007","unstructured":"Y.-T. Chen, D.-C. Juan, M.-C. Lee, and S.-C. Chang, \"An efficient wake-up schedule during power mode transition considering spurious glitches phenomenon,\" in Proc. ICCAD, pp. 779--782, 2007."},{"key":"e_1_3_2_1_9_1","doi-asserted-by":"publisher","DOI":"10.1016\/j.vlsi.2015.12.008"},{"key":"e_1_3_2_1_10_1","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2012.2187689"},{"key":"e_1_3_2_1_11_1","doi-asserted-by":"publisher","DOI":"10.1166\/jolpe.2007.116"},{"key":"e_1_3_2_1_12_1","doi-asserted-by":"publisher","DOI":"10.1145\/1146909.1146940"},{"key":"e_1_3_2_1_13_1","doi-asserted-by":"publisher","DOI":"10.1145\/1120725.1121057"},{"key":"e_1_3_2_1_14_1","doi-asserted-by":"publisher","DOI":"10.1145\/1687399.1687485"},{"key":"e_1_3_2_1_15_1","first-page":"980","volume-title":"DAC","author":"Jiang H.","year":"2008","unstructured":"H. Jiang and M. Marek-Sadowska, \"Power gating scheduling for power\/ground noise reduction,\" in Proc. DAC, pp. 980--985, 2008."},{"key":"e_1_3_2_1_16_1","first-page":"294","volume-title":"A methodology for early and accurate analysis of inrush and latency tradeoffs during power-domain wakeup,\" in VLSI Design and Test","author":"Singhal V.","year":"2013","unstructured":"V. Singhal, A. Dey, S. Mallala, and S. Paul, \"A methodology for early and accurate analysis of inrush and latency tradeoffs during power-domain wakeup,\" in VLSI Design and Test, pp. 294--303, Springer Berlin Heidelberg, 2013."},{"key":"e_1_3_2_1_17_1","first-page":"1","article-title":"An analysis methodology for dynamic power gating","author":"Choi K.","year":"2007","unstructured":"K. Choi and J. Frenkil, \"An analysis methodology for dynamic power gating,\" Sequence Design Inc, pp. 1--13, 2007.","journal-title":"Sequence Design Inc"},{"key":"e_1_3_2_1_18_1","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2016.2523916"},{"key":"e_1_3_2_1_19_1","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.2017.8203889"},{"key":"e_1_3_2_1_20_1","volume-title":"Keras","author":"Chollet F.","year":"2015","unstructured":"F. Chollet et al., \"Keras,\" 2015. https:\/\/github.com\/fchollet\/keras."},{"key":"e_1_3_2_1_21_1","unstructured":"\"Open Cores \" 2024. https:\/\/opencores.org\/projects."},{"key":"e_1_3_2_1_22_1","unstructured":"\"OpenROAD \" 2022. https:\/\/github.com\/The-OpenROAD-Project\/OpenROAD."},{"key":"e_1_3_2_1_23_1","unstructured":"\"OpenROAD-flow-scripts \" 2022. https:\/\/github.com\/The-OpenROAD-Project\/OpenROAD-flow-scripts."}],"event":{"name":"ISLPED '24: 29th ACM\/IEEE International Symposium on Low Power Electronics and Design","location":"Newport Beach CA USA","acronym":"ISLPED '24","sponsor":["SIGDA ACM Special Interest Group on Design Automation","IEEE CAS","IEEE EDA"]},"container-title":["Proceedings of the 29th ACM\/IEEE International Symposium on Low Power Electronics and Design"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3665314.3670807","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/3665314.3670807","content-type":"application\/pdf","content-version":"vor","intended-application":"syndication"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/3665314.3670807","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,19]],"date-time":"2025-06-19T00:58:34Z","timestamp":1750294714000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3665314.3670807"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2024,8,5]]},"references-count":23,"alternative-id":["10.1145\/3665314.3670807","10.1145\/3665314"],"URL":"https:\/\/doi.org\/10.1145\/3665314.3670807","relation":{},"subject":[],"published":{"date-parts":[[2024,8,5]]},"assertion":[{"value":"2024-09-09","order":3,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}