{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,5,3]],"date-time":"2026-05-03T20:10:06Z","timestamp":1777839006304,"version":"3.51.4"},"publisher-location":"New York, NY, USA","reference-count":21,"publisher":"ACM","license":[{"start":{"date-parts":[[2024,8,5]],"date-time":"2024-08-05T00:00:00Z","timestamp":1722816000000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/creativecommons.org\/licenses\/by\/4.0\/"}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2024,8,5]]},"DOI":"10.1145\/3665314.3670812","type":"proceedings-article","created":{"date-parts":[[2024,9,9]],"date-time":"2024-09-09T19:31:18Z","timestamp":1725910278000},"page":"1-6","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":3,"title":["LOCo: LPDDR Optimization with Compression and IECC scheme for DNN Inference"],"prefix":"10.1145","author":[{"ORCID":"https:\/\/orcid.org\/0009-0006-9487-5562","authenticated-orcid":false,"given":"Jae-Youn","family":"Hong","sequence":"first","affiliation":[{"name":"Yonsei University, Seoul, Seoul, Republic of Korea"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0009-0001-0297-0540","authenticated-orcid":false,"given":"Sungkyu","family":"Kim","sequence":"additional","affiliation":[{"name":"University of Yonsei, Seoul, Seoul, Republic of Korea"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0009-0002-3585-6020","authenticated-orcid":false,"given":"Je-Woo","family":"Jang","sequence":"additional","affiliation":[{"name":"Yonsei University, Seodaemun-gu, Seoul, Republic of Korea"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-1502-5353","authenticated-orcid":false,"given":"Joon-Sung","family":"Yang","sequence":"additional","affiliation":[{"name":"Yonsei University, Seoul, Seoul, Republic of Korea"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"320","published-online":{"date-parts":[[2024,9,9]]},"reference":[{"key":"e_1_3_2_1_1_1","volume-title":"Dnnoff: offloading dnn-based intelligent iot applications in mobile edge computing,\" IEEE transactions on industrial informatics","author":"Chen X.","unstructured":"X. Chen et al., \"Dnnoff: offloading dnn-based intelligent iot applications in mobile edge computing,\" IEEE transactions on industrial informatics, vol. 18, no. 4. pp. 2820--2829, 2021."},{"key":"e_1_3_2_1_2_1","volume-title":"Deep compression: Compressing deep neural networks with pruning, trained quantization and huffman coding,\" arXiv preprint arXiv:1510.00149","author":"Han S.","year":"2015","unstructured":"S. Han et al., \"Deep compression: Compressing deep neural networks with pruning, trained quantization and huffman coding,\" arXiv preprint arXiv:1510.00149, 2015."},{"key":"e_1_3_2_1_3_1","doi-asserted-by":"publisher","DOI":"10.1109\/JSTSP.2020.2969554"},{"key":"e_1_3_2_1_4_1","first-page":"724","volume-title":"Value-aware parity insertion ecc for fault-tolerant deep neural network,\" in 2022 DATE","author":"Lee S.-S.","year":"2022","unstructured":"S.-S. Lee et al., \"Value-aware parity insertion ecc for fault-tolerant deep neural network,\" in 2022 DATE, pp. 724--729, IEEE, 2022."},{"key":"e_1_3_2_1_5_1","doi-asserted-by":"publisher","DOI":"10.1145\/3489517.3530570"},{"key":"e_1_3_2_1_6_1","unstructured":"\"Low power double data rate 4 (lpddr4).\""},{"key":"e_1_3_2_1_7_1","first-page":"61","volume-title":"Defect analysis and cost-effective resilience architecture for future dram devices,\" in 2017 IEEE International Symposium on High Performance Computer Architecture (HPCA)","author":"Cha S.","year":"2017","unstructured":"S. Cha et al., \"Defect analysis and cost-effective resilience architecture for future dram devices,\" in 2017 IEEE International Symposium on High Performance Computer Architecture (HPCA), pp. 61--72, IEEE, 2017."},{"key":"e_1_3_2_1_8_1","first-page":"427","volume-title":"Avatar: A variable-retention-time (vrt) aware refresh for dram systems,\" in 2015 45th Annual IEEE\/IFIP International Conference on Dependable Systems and Networks","author":"Qureshi M. K.","year":"2015","unstructured":"M. K. Qureshi et al., \"Avatar: A variable-retention-time (vrt) aware refresh for dram systems,\" in 2015 45th Annual IEEE\/IFIP International Conference on Dependable Systems and Networks, pp. 427--437, IEEE, 2015."},{"key":"e_1_3_2_1_9_1","volume-title":"In JEDEC Mobile Forum Conference","author":"Skinner D.","year":"2013","unstructured":"D. Skinner, \"Lpddr4 moves mobile,\" in In JEDEC Mobile Forum Conference, 2013."},{"key":"e_1_3_2_1_10_1","first-page":"1805","volume-title":"Impact of system-in-package in side-by-side discrete soc-dram configurations on si, pi and thermal performance,\" in 2021 IEEE 71st Electronic Components and Technology Conference (ECTC)","author":"Kim G.","year":"2021","unstructured":"G. Kim et al., \"Impact of system-in-package in side-by-side discrete soc-dram configurations on si, pi and thermal performance,\" in 2021 IEEE 71st Electronic Components and Technology Conference (ECTC), pp. 1805--1811, IEEE, 2021."},{"key":"e_1_3_2_1_11_1","first-page":"1","volume-title":"2015 Mobile Systems Technologies Workshop (MST)","author":"Confalonieri E.","year":"2015","unstructured":"E. Confalonieri et al., \"Mobile memory systems,\" in 2015 Mobile Systems Technologies Workshop (MST), pp. 1--7, IEEE, 2015."},{"key":"e_1_3_2_1_12_1","volume-title":"IEEE","author":"Shiratake S.","year":"2020","unstructured":"S. Shiratake, \"Scaling and performance challenges of future dram,\" in 2020 IEEE international memory workshop (IMW), pp. 1--3, IEEE, 2020."},{"key":"e_1_3_2_1_13_1","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2014.2353799"},{"key":"e_1_3_2_1_14_1","first-page":"340","volume-title":"Rana: Towards efficient neural acceleration with refresh-optimized embedded dram,\" in 2018 ACM\/IEEE 45th Annual International Symposium on Computer Architecture (ISCA)","author":"Tu F.","year":"2018","unstructured":"F. Tu et al., \"Rana: Towards efficient neural acceleration with refresh-optimized embedded dram,\" in 2018 ACM\/IEEE 45th Annual International Symposium on Computer Architecture (ISCA), pp. 340--352, IEEE, 2018."},{"key":"e_1_3_2_1_15_1","doi-asserted-by":"crossref","unstructured":"A. Boroumand et al. \"Google neural network models for edge devices: Analyzing and mitigating machine learning inference bottlenecks \" in 2021 30th International Conference on Parallel Architectures and Compilation Techniques (PACT) pp. 159--172 IEEE 2021.","DOI":"10.1109\/PACT52795.2021.00019"},{"key":"e_1_3_2_1_16_1","doi-asserted-by":"publisher","DOI":"10.1109\/LCA.2020.2973991"},{"key":"e_1_3_2_1_17_1","doi-asserted-by":"publisher","DOI":"10.1109\/ACCESS.2021.3133100"},{"key":"e_1_3_2_1_18_1","first-page":"1503","volume-title":"Encore compression: Exploiting narrow-width values for quantized deep neural networks,\" in 2022 DATE","author":"Jang M.","year":"2022","unstructured":"M. Jang et al., \"Encore compression: Exploiting narrow-width values for quantized deep neural networks,\" in 2022 DATE, pp. 1503--1508, IEEE, 2022."},{"key":"e_1_3_2_1_19_1","volume-title":"Scale-sim: Systolic cnn accelerator simulator,\" arXiv preprint arXiv:1811.02883","author":"Samajdar A.","year":"2018","unstructured":"A. Samajdar et al., \"Scale-sim: Systolic cnn accelerator simulator,\" arXiv preprint arXiv:1811.02883, 2018."},{"key":"e_1_3_2_1_20_1","first-page":"2","article-title":"Vrl-dram: improving dram performance via variable refresh latency","volume":"3","author":"Das A.","year":"2018","unstructured":"A. Das et al., \"Vrl-dram: improving dram performance via variable refresh latency.,\" in DAC, vol. 3, p. 2, 2018.","journal-title":"DAC"},{"key":"e_1_3_2_1_21_1","unstructured":"\"Synopsys 32\/28nm generic library for teaching ic design.\""}],"event":{"name":"ISLPED '24: 29th ACM\/IEEE International Symposium on Low Power Electronics and Design","location":"Newport Beach CA USA","acronym":"ISLPED '24","sponsor":["SIGDA ACM Special Interest Group on Design Automation","IEEE CAS","IEEE EDA"]},"container-title":["Proceedings of the 29th ACM\/IEEE International Symposium on Low Power Electronics and Design"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3665314.3670812","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/3665314.3670812","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,19]],"date-time":"2025-06-19T00:57:51Z","timestamp":1750294671000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3665314.3670812"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2024,8,5]]},"references-count":21,"alternative-id":["10.1145\/3665314.3670812","10.1145\/3665314"],"URL":"https:\/\/doi.org\/10.1145\/3665314.3670812","relation":{},"subject":[],"published":{"date-parts":[[2024,8,5]]},"assertion":[{"value":"2024-09-09","order":3,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}