{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,7,4]],"date-time":"2026-07-04T17:10:36Z","timestamp":1783185036638,"version":"3.54.6"},"publisher-location":"New York, NY, USA","reference-count":20,"publisher":"ACM","license":[{"start":{"date-parts":[[2024,8,5]],"date-time":"2024-08-05T00:00:00Z","timestamp":1722816000000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"funder":[{"DOI":"10.13039\/501100001809","name":"National Natural Science Foundation of China","doi-asserted-by":"publisher","award":["62304192"],"award-info":[{"award-number":["62304192"]}],"id":[{"id":"10.13039\/501100001809","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2024,8,5]]},"DOI":"10.1145\/3665314.3670823","type":"proceedings-article","created":{"date-parts":[[2024,9,9]],"date-time":"2024-09-09T19:31:18Z","timestamp":1725910278000},"page":"1-6","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":7,"title":["Unleashing Flexibility of ML-based Power Estimators Through Efficient Development Strategies"],"prefix":"10.1145","author":[{"ORCID":"https:\/\/orcid.org\/0009-0007-3230-7786","authenticated-orcid":false,"given":"Yao","family":"Lu","sequence":"first","affiliation":[{"name":"Hong Kong University of Science and Technology, Hong Kong, Hong Kong, Hong Kong Special Administrative Region of China"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0009-0008-4749-2141","authenticated-orcid":false,"given":"Qijun","family":"Zhang","sequence":"additional","affiliation":[{"name":"Hong Kong University of Science and Technology, Hong Kong, Hong Kong, Hong Kong Special Administrative Region of China"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-4442-592X","authenticated-orcid":false,"given":"Zhiyao","family":"Xie","sequence":"additional","affiliation":[{"name":"Hong Kong University of Science and Technology, Hong Kong, Hong Kong, Hong Kong Special Administrative Region of China"}],"role":[{"vocabulary":"crossref","role":"author"}]}],"member":"320","published-online":{"date-parts":[[2024,9,9]]},"reference":[{"key":"e_1_3_2_1_1_1","unstructured":"2008. TSMC 40nm LP process technology. https:\/\/www.tsmc.com\/english\/dedicatedFoundry\/technology\/logic\/l_40nm."},{"key":"e_1_3_2_1_2_1","unstructured":"2021. Design Compiler\u00ae RTL Synthesis. https:\/\/www.synopsys.com\/implementation-and-signoff\/rtl-synthesis-test\/design-compiler-nxt.html."},{"key":"e_1_3_2_1_3_1","unstructured":"2021. PowerPro\u00ae RTL Low-Power. https:\/\/www.mentor.com\/hls-lp\/powerpro-rtl-low-power\/."},{"key":"e_1_3_2_1_4_1","unstructured":"2021. VCS\u00ae functional verification solution. https:\/\/www.synopsys.com\/verification\/simulation\/vcs.html."},{"key":"e_1_3_2_1_5_1","unstructured":"2022. RISC-V Tests. https:\/\/github.com\/riscv-software-src\/riscv-tests."},{"key":"e_1_3_2_1_6_1","volume-title":"Chipyard: Integrated design, simulation, and implementation framework for custom socs","author":"Alon Amid","year":"2020","unstructured":"Alon Amid et al. 2020. Chipyard: Integrated design, simulation, and implementation framework for custom socs. IEEE Micro (2020)."},{"key":"e_1_3_2_1_7_1","doi-asserted-by":"publisher","DOI":"10.1145\/339647.339657"},{"key":"e_1_3_2_1_8_1","volume-title":"Hongce Zhang, and Zhiyao Xie.","author":"Fang Wenji","year":"2023","unstructured":"Wenji Fang, Yao Lu, Shang Liu, Qijun Zhang, Ceyu Xu, Lisa Wu Wills, Hongce Zhang, and Zhiyao Xie. 2023. MasterRTL: A Pre-Synthesis PPA Estimation Framework for Any RTL Design. In ICCAD."},{"key":"e_1_3_2_1_9_1","volume-title":"Simmani: Runtime power modeling for arbitrary RTL with automatic signal selection. In MICRO.","author":"Donggyu Kim","year":"2019","unstructured":"Donggyu Kim et al. 2019. Simmani: Runtime power modeling for arbitrary RTL with automatic signal selection. In MICRO."},{"key":"e_1_3_2_1_10_1","volume-title":"Richard D Strong, Jay B Brockman, Dean M Tullsen, and Norman P Jouppi.","author":"Li Sheng","year":"2009","unstructured":"Sheng Li, Jung Ho Ahn, Richard D Strong, Jay B Brockman, Dean M Tullsen, and Norman P Jouppi. 2009. McPAT: an integrated power, area, and timing modeling framework for multicore and manycore architectures. In MICRO."},{"key":"e_1_3_2_1_11_1","unstructured":"Ozan Sener and Silvio Savarese. 2018. Active Learning for Convolutional Neural Networks: A Core-Set Approach. In ICLR."},{"key":"e_1_3_2_1_12_1","doi-asserted-by":"crossref","unstructured":"Prianka Sengupta Aakash Tyagi Yiran Chen and Jiang Hu. 2022. How Good Is Your Verilog RTL Code? A Quick Answer from Machine Learning. In ICCAD.","DOI":"10.1145\/3508352.3549375"},{"key":"e_1_3_2_1_13_1","unstructured":"Synopsys. 2023. PrimePower: RTL to Signoff Power Analysis. https:\/\/www.synopsys.com\/implementation-and-signoff\/signoff\/primepower.html"},{"key":"e_1_3_2_1_14_1","volume-title":"APOLLO: An automated power modeling framework for runtime power introspection in high-volume commercial microprocessors. In MICRO.","author":"Zhiyao Xie","year":"2021","unstructured":"Zhiyao Xie et al. 2021. APOLLO: An automated power modeling framework for runtime power introspection in high-volume commercial microprocessors. In MICRO."},{"key":"e_1_3_2_1_15_1","volume-title":"DEEP: Developing Extremely Efficient Runtime On-Chip Power Meters. In ICCAD.","author":"Zhiyao Xie","year":"2022","unstructured":"Zhiyao Xie et al. 2022. DEEP: Developing Extremely Efficient Runtime On-Chip Power Meters. In ICCAD."},{"key":"e_1_3_2_1_16_1","unstructured":"Ceyu Xu Chris Kjellqvist and Lisa Wu Wills. 2022. SNS's not a synthesizer: a deep-learning-based synthesis predictor. In ISCA."},{"key":"e_1_3_2_1_17_1","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD51958.2021.9643508"},{"key":"e_1_3_2_1_18_1","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD57390.2023.10323665"},{"key":"e_1_3_2_1_19_1","volume-title":"GRANNITE: Graph neural network inference for transferable power estimation. In DAC.","author":"Zhang Yanqing","year":"2020","unstructured":"Yanqing Zhang, Haoxing Ren, and Brucek Khailany. 2020. GRANNITE: Graph neural network inference for transferable power estimation. In DAC."},{"key":"e_1_3_2_1_20_1","doi-asserted-by":"publisher","DOI":"10.1145\/3316781.3317884"}],"event":{"name":"ISLPED '24: 29th ACM\/IEEE International Symposium on Low Power Electronics and Design","location":"Newport Beach CA USA","acronym":"ISLPED '24","sponsor":["SIGDA ACM Special Interest Group on Design Automation","IEEE CAS","IEEE EDA"]},"container-title":["Proceedings of the 29th ACM\/IEEE International Symposium on Low Power Electronics and Design"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3665314.3670823","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/3665314.3670823","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,19]],"date-time":"2025-06-19T00:57:51Z","timestamp":1750294671000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3665314.3670823"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2024,8,5]]},"references-count":20,"alternative-id":["10.1145\/3665314.3670823","10.1145\/3665314"],"URL":"https:\/\/doi.org\/10.1145\/3665314.3670823","relation":{},"subject":[],"published":{"date-parts":[[2024,8,5]]},"assertion":[{"value":"2024-09-09","order":3,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}