{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,6,19]],"date-time":"2026-06-19T16:15:41Z","timestamp":1781885741793,"version":"3.54.5"},"publisher-location":"New York, NY, USA","reference-count":40,"publisher":"ACM","license":[{"start":{"date-parts":[[2024,8,5]],"date-time":"2024-08-05T00:00:00Z","timestamp":1722816000000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/creativecommons.org\/licenses\/by\/4.0\/"}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2024,8,5]]},"DOI":"10.1145\/3665314.3670836","type":"proceedings-article","created":{"date-parts":[[2024,9,9]],"date-time":"2024-09-09T19:31:18Z","timestamp":1725910278000},"page":"1-6","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":1,"title":["ePredictNet: Low Cost Error Prediction Neural Network"],"prefix":"10.1145","author":[{"ORCID":"https:\/\/orcid.org\/0000-0002-3358-7181","authenticated-orcid":false,"given":"Georgios","family":"Chatzitsompanis","sequence":"first","affiliation":[{"name":"Queen's University Belfast, Belfast, United Kingdom"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-5693-8503","authenticated-orcid":false,"given":"Georgios","family":"Karakonstantis","sequence":"additional","affiliation":[{"name":"Computer Science, Queen's University Belfast, Belfast, Antrim, United Kingdom"}],"role":[{"vocabulary":"crossref","role":"author"}]}],"member":"320","published-online":{"date-parts":[[2024,9,9]]},"reference":[{"key":"e_1_3_2_1_1_1","volume-title":"irazor: Current-based error detection and correction scheme for pvt variation in 40-nm arm cortex-r4 processor,\" IEEE JSSC","author":"Zhang Y.","year":"2018","unstructured":"Y. Zhang et al., \"irazor: Current-based error detection and correction scheme for pvt variation in 40-nm arm cortex-r4 processor,\" IEEE JSSC, 2018."},{"key":"e_1_3_2_1_2_1","volume-title":"Predictive reliability and fault management in exascale systems: State of the art and perspectives,\" ACM Comput. Surv","author":"Canal R.","unstructured":"R. Canal et al., \"Predictive reliability and fault management in exascale systems: State of the art and perspectives,\" ACM Comput. Surv., vol. 53, no. 5, sep 2020."},{"key":"e_1_3_2_1_3_1","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2016.2557326"},{"key":"e_1_3_2_1_4_1","volume-title":"Workshop HotOS","author":"Hochschild P. H.","year":"2021","unstructured":"P. H. Hochschild et al., \"Cores that don't count,\" in Workshop HotOS, 2021."},{"key":"e_1_3_2_1_5_1","doi-asserted-by":"publisher","DOI":"10.1109\/4.881202"},{"key":"e_1_3_2_1_6_1","first-page":"503","volume-title":"Harnessing voltage margins for energy efficiency in multicore cpus,\" in 2017 50th Annual IEEE\/ACM MICRO","author":"Papadimitriou G.","year":"2017","unstructured":"G. Papadimitriou et al., \"Harnessing voltage margins for energy efficiency in multicore cpus,\" in 2017 50th Annual IEEE\/ACM MICRO, 2017, pp. 503--516."},{"key":"e_1_3_2_1_7_1","volume-title":"Digital integrated circuits: a design perspective. USA: Prentice-Hall","author":"Rabaey J. M.","year":"1996","unstructured":"J. M. Rabaey, Digital integrated circuits: a design perspective. USA: Prentice-Hall, Inc., 1996."},{"key":"e_1_3_2_1_8_1","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2010.2079410"},{"key":"e_1_3_2_1_9_1","first-page":"698","volume-title":"Automation Test in Europe Conference Exhibition (DATE)","author":"Tsiokanos I.","year":"2019","unstructured":"I. Tsiokanos et al., \"Low-power variation-aware cores based on dynamic data-dependent bitwidth truncation,\" in 2019 Design, Automation Test in Europe Conference Exhibition (DATE), 2019, pp. 698--703."},{"key":"e_1_3_2_1_10_1","first-page":"400","volume-title":"Razor ii: In situ error detection and correction for pvt and ser tolerance,\" in 2008 IEEE ISSCC - Digest of Technical Papers","author":"Blaauw D.","year":"2008","unstructured":"D. Blaauw et al., \"Razor ii: In situ error detection and correction for pvt and ser tolerance,\" in 2008 IEEE ISSCC - Digest of Technical Papers, 2008, pp. 400--622."},{"key":"e_1_3_2_1_11_1","volume-title":"Lockstep dual-core arm a9: Implementation and resilience analysis under heavy ion-induced soft errors,\" IEEE TNS","author":"de Oliveira B.","year":"2018","unstructured":"B. de Oliveira et al., \"Lockstep dual-core arm a9: Implementation and resilience analysis under heavy ion-induced soft errors,\" IEEE TNS, 2018."},{"issue":"5","key":"e_1_3_2_1_12_1","first-page":"497","article-title":"Reliable low-power digital signal processing via reduced precision redundancy","volume":"12","author":"Shim B.","year":"2004","unstructured":"B. Shim et al., \"Reliable low-power digital signal processing via reduced precision redundancy,\" IEEE TVLSI, vol. 12, no. 5, pp. 497--510, 2004.","journal-title":"IEEE TVLSI"},{"key":"e_1_3_2_1_13_1","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2022.3191966"},{"key":"e_1_3_2_1_14_1","volume-title":"Estimating code vulnerability to timing errors via microarchitecture-aware machine learning,\" IEEE Design & Test","author":"Tompazi S.","year":"2023","unstructured":"S. Tompazi et al., \"Estimating code vulnerability to timing errors via microarchitecture-aware machine learning,\" IEEE Design & Test, 2023."},{"issue":"12","key":"e_1_3_2_1_15_1","first-page":"5032","article-title":"Levax: An input-aware learning-based error model of voltage-scaled functional units","volume":"39","author":"Jiao X.","year":"2020","unstructured":"X. Jiao et al., \"Levax: An input-aware learning-based error model of voltage-scaled functional units,\" IEEE TCAD, vol. 39, no. 12, pp. 5032--5041, 2020.","journal-title":"IEEE TCAD"},{"key":"e_1_3_2_1_16_1","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2017.2783333"},{"key":"e_1_3_2_1_17_1","first-page":"1183","article-title":"Slot: A supervised learning model to predict dynamic timing errors of functional units","volume":"2017","author":"J.","year":"2017","unstructured":"J. et al, \"Slot: A supervised learning model to predict dynamic timing errors of functional units,\" in DATE 2017, 2017, pp. 1183--1188.","journal-title":"DATE"},{"key":"e_1_3_2_1_18_1","first-page":"1","volume-title":"Tevot: Timing error modeling of functional units under dynamic voltage and temperature variations,\" in 2020 57th ACM\/IEEE DAC","author":"Jiao X.","year":"2020","unstructured":"X. Jiao et al., \"Tevot: Timing error modeling of functional units under dynamic voltage and temperature variations,\" in 2020 57th ACM\/IEEE DAC, 2020, pp. 1--6."},{"issue":"4","key":"e_1_3_2_1_19_1","first-page":"827","article-title":"Devot: Dynamic delay modeling of functional units under voltage and temperature variations","volume":"41","author":"Ma D.","year":"2022","unstructured":"D. Ma et al., \"Devot: Dynamic delay modeling of functional units under voltage and temperature variations,\" IEEE TCAD, vol. 41, no. 4, pp. 827--839, 2022.","journal-title":"IEEE TCAD"},{"key":"e_1_3_2_1_20_1","volume-title":"Logicnets: Co-designed neural networks and circuits for extreme-throughput applications","author":"Umuroglu Y.","year":"2020","unstructured":"Y. Umuroglu et al., \"Logicnets: Co-designed neural networks and circuits for extreme-throughput applications,\" 2020."},{"key":"e_1_3_2_1_21_1","volume-title":"Hyperopt: A python library for model selection and hyperparameter optimization,\" Computational Science & Discovery","author":"Bergstra J.","year":"2015","unstructured":"J. Bergstra et al., \"Hyperopt: A python library for model selection and hyperparameter optimization,\" Computational Science & Discovery, vol. 8, 2015."},{"key":"e_1_3_2_1_22_1","unstructured":"\"mor1kx - an openrisc processor ip core \" https:\/\/github.com\/openrisc\/mor1kx\/tree\/master\/rtl\/verilog accessed: 2023-04-10."},{"issue":"4","key":"e_1_3_2_1_23_1","first-page":"2063","article-title":"A new mitigation approach for soft errors in embedded processors","volume":"55","author":"Abate F.","year":"2008","unstructured":"F. Abate et al., \"A new mitigation approach for soft errors in embedded processors,\" IEEE TNS, vol. 55, no. 4, p. 2063 -- 2069, 2008, cited by: 18.","journal-title":"IEEE TNS"},{"key":"e_1_3_2_1_24_1","first-page":"125","article-title":"Boosting microprocessor efficiency: Circuit- and workload-aware assessment of timing errors","author":"Tsiokanos I.","year":"2021","unstructured":"I. Tsiokanos et al., \"Boosting microprocessor efficiency: Circuit- and workload-aware assessment of timing errors,\" in IEEE IISWC, 2021, pp. 125--137.","journal-title":"IEEE IISWC"},{"key":"e_1_3_2_1_25_1","first-page":"1466","volume-title":"Plundervolt: Software-based fault injection attacks against intel sgx,\" in 2020 IEEE S&P","author":"Murdock K.","year":"2020","unstructured":"K. Murdock et al., \"Plundervolt: Software-based fault injection attacks against intel sgx,\" in 2020 IEEE S&P, 2020, pp. 1466--1482."},{"key":"e_1_3_2_1_26_1","volume-title":"Electrical-level attacks on cpus, fpgas, and gpus: Survey and implications in the heterogeneous era,\" ACM Comput. Surv., feb","author":"Mahmoud D. G.","year":"2022","unstructured":"D. G. Mahmoud et al., \"Electrical-level attacks on cpus, fpgas, and gpus: Survey and implications in the heterogeneous era,\" ACM Comput. Surv., feb 2022."},{"key":"e_1_3_2_1_27_1","first-page":"1445","volume-title":"V0LTpwn: Attacking x86 processor integrity from software,\" in 29th USENIX Security","author":"Kenjar Z.","year":"2020","unstructured":"Z. Kenjar et al., \"V0LTpwn: Attacking x86 processor integrity from software,\" in 29th USENIX Security. USENLX Association, Aug. 2020, pp. 1445--1461."},{"key":"e_1_3_2_1_28_1","volume-title":"On the facilitation of voltage over-scaling and minimization of timing errors in floating-point multipliers,\" in 2023 IEEE 29th IOL TS","author":"Chatzitsompanis G.","unstructured":"G. Chatzitsompanis et al., \"On the facilitation of voltage over-scaling and minimization of timing errors in floating-point multipliers,\" in 2023 IEEE 29th IOL TS."},{"key":"e_1_3_2_1_29_1","first-page":"2003","article-title":"Energy-efficient soft error-tolerant digital signal processing,\" in The Thrity-Seventh Asilomar Conference on Signals","author":"Shim B.","year":"2003","unstructured":"B. Shim et al., \"Energy-efficient soft error-tolerant digital signal processing,\" in The Thrity-Seventh Asilomar Conference on Signals, Systems & Computers, 2003, 2003.","journal-title":"Systems & Computers"},{"key":"e_1_3_2_1_30_1","doi-asserted-by":"publisher","DOI":"10.1109\/TIA.2018.2859386"},{"key":"e_1_3_2_1_31_1","volume-title":"Containing the nanometer \"pandora-box\": Cross-layer design techniques for variation aware low power systems,\" IEEE JETCAS","author":"Karakonstantis G.","year":"2011","unstructured":"G. Karakonstantis et al., \"Containing the nanometer \"pandora-box\": Cross-layer design techniques for variation aware low power systems,\" IEEE JETCAS, 2011."},{"key":"e_1_3_2_1_32_1","first-page":"3","article-title":"High-performance hardware for machine learning","volume":"2","author":"Dally W.","year":"2015","unstructured":"W. Dally, \"High-performance hardware for machine learning,\" Nips Tutorial, vol. 2, p. 3, 2015.","journal-title":"Nips Tutorial"},{"key":"e_1_3_2_1_33_1","doi-asserted-by":"publisher","DOI":"10.1109\/ACSSC.2017.8335699"},{"key":"e_1_3_2_1_34_1","volume-title":"Why is the state of neural network pruning so confusing? on the fairness, comparison setup, and trainability in network pruning","author":"Wang H.","year":"2023","unstructured":"H. Wang et al., \"Why is the state of neural network pruning so confusing? on the fairness, comparison setup, and trainability in network pruning,\" 2023."},{"key":"e_1_3_2_1_35_1","doi-asserted-by":"publisher","DOI":"10.5555\/1087758"},{"key":"e_1_3_2_1_36_1","doi-asserted-by":"publisher","DOI":"10.1145\/125826.125925"},{"key":"e_1_3_2_1_37_1","first-page":"44","article-title":"Rodinia: A benchmark suite for heterogeneous computing","author":"Che S.","year":"2009","unstructured":"S. Che et al., \"Rodinia: A benchmark suite for heterogeneous computing,\" in IEEE IISWC, 2009, pp. 44--54.","journal-title":"IEEE IISWC"},{"key":"e_1_3_2_1_38_1","doi-asserted-by":"publisher","DOI":"10.3390\/s18093068"},{"key":"e_1_3_2_1_39_1","volume-title":"Symp. on FPGAs.","author":"Levine J. M.","unstructured":"J. M. Levine et al., \"Dynamic voltage & frequency scaling with online slack measurement,\" in 2014 ACM\/SIGDA Int. Symp. on FPGAs."},{"key":"e_1_3_2_1_40_1","doi-asserted-by":"publisher","DOI":"10.1145\/3020078.3021744"}],"event":{"name":"ISLPED '24: 29th ACM\/IEEE International Symposium on Low Power Electronics and Design","location":"Newport Beach CA USA","acronym":"ISLPED '24","sponsor":["SIGDA ACM Special Interest Group on Design Automation","IEEE CAS","IEEE EDA"]},"container-title":["Proceedings of the 29th ACM\/IEEE International Symposium on Low Power Electronics and Design"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3665314.3670836","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/3665314.3670836","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,19]],"date-time":"2025-06-19T00:57:51Z","timestamp":1750294671000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3665314.3670836"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2024,8,5]]},"references-count":40,"alternative-id":["10.1145\/3665314.3670836","10.1145\/3665314"],"URL":"https:\/\/doi.org\/10.1145\/3665314.3670836","relation":{},"subject":[],"published":{"date-parts":[[2024,8,5]]},"assertion":[{"value":"2024-09-09","order":3,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}