{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,7,9]],"date-time":"2026-07-09T23:42:33Z","timestamp":1783640553342,"version":"3.55.0"},"publisher-location":"New York, NY, USA","reference-count":17,"publisher":"ACM","license":[{"start":{"date-parts":[[2024,8,5]],"date-time":"2024-08-05T00:00:00Z","timestamp":1722816000000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"funder":[{"name":"SRC\/DARPA","award":["JUMP 2.0 CoCoSys"],"award-info":[{"award-number":["JUMP 2.0 CoCoSys"]}]}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2024,8,5]]},"DOI":"10.1145\/3665314.3670838","type":"proceedings-article","created":{"date-parts":[[2024,9,9]],"date-time":"2024-09-09T19:31:18Z","timestamp":1725910278000},"page":"1-6","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":6,"title":["3D IC Architecture Evaluation and Optimization with Digital Compute-in-Memory Designs"],"prefix":"10.1145","author":[{"ORCID":"https:\/\/orcid.org\/0000-0003-0963-8599","authenticated-orcid":false,"given":"Hyung Joon","family":"Byun","sequence":"first","affiliation":[{"name":"Cornell Tech, New York, NY, United States"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-9118-0961","authenticated-orcid":false,"given":"Udit","family":"Gupta","sequence":"additional","affiliation":[{"name":"Cornell Tech, New York, NY, United States"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-4551-7789","authenticated-orcid":false,"given":"Jae-sun","family":"Seo","sequence":"additional","affiliation":[{"name":"Cornell Tech, New York, NY, United States"}],"role":[{"vocabulary":"crossref","role":"author"}]}],"member":"320","published-online":{"date-parts":[[2024,9,9]]},"reference":[{"key":"e_1_3_2_1_1_1","doi-asserted-by":"crossref","unstructured":"Rongmei Chen et al. 2020. 3D-Optimized SRAM Macro Design and Application to Memory-on-Logic 3D-IC at Advanced Nodes. In IEEE IEDM.","DOI":"10.1109\/IEDM13553.2020.9371905"},{"key":"e_1_3_2_1_2_1","doi-asserted-by":"crossref","unstructured":"Y. H. Chen et al. 2020. Ultra High Density SoIC with Sub-micron Bond Pitch. In IEEE ECTC.","DOI":"10.1109\/ECTC32862.2020.00096"},{"key":"e_1_3_2_1_3_1","doi-asserted-by":"crossref","unstructured":"Hidehiro Fujiwara et al. 2022. A 5-nm 254-TOPS\/W 221-TOPS\/mm2 Fully-Digital Computing-in-Memory Macro Supporting Wide-Range Dynamic-Voltage-Frequency Scaling and Simultaneous MAC and Write Operations. In IEEE ISSCC.","DOI":"10.1109\/ISSCC42614.2022.9731754"},{"key":"e_1_3_2_1_4_1","first-page":"157","article-title":"A 7.5 Gb\/s\/pin 8-Gb LPDDR5 SDRAM with Various High-Speed and Low-Power Techniques","volume":"55","author":"Kyung-Soo Ha","year":"2019","unstructured":"Kyung-Soo Ha et al. 2019. A 7.5 Gb\/s\/pin 8-Gb LPDDR5 SDRAM with Various High-Speed and Low-Power Techniques. IEEE Journal of Solid-State Circuits (JSSC) 55, 1 (2019), 157--166.","journal-title":"IEEE Journal of Solid-State Circuits (JSSC)"},{"key":"e_1_3_2_1_5_1","doi-asserted-by":"crossref","unstructured":"Jun-Woo Jang et al. 2021. Sparsity-Aware and Re-configurable NPU Architecture for Samsung Flagship Mobile SoC. In ACM\/IEEE ISCA.","DOI":"10.1109\/ISCA52012.2021.00011"},{"key":"e_1_3_2_1_6_1","doi-asserted-by":"crossref","unstructured":"Supreet Jeloka et al. 2022. System Technology Co-Optimization and Design Challenges for 3D IC. In IEEE CICC.","DOI":"10.1109\/CICC53496.2022.9772831"},{"key":"e_1_3_2_1_7_1","volume-title":"Jouppi et al","author":"Norman P.","year":"2021","unstructured":"Norman P. Jouppi et al. 2021. Ten Lessons From Three Generations Shaped Google's TPUv4i: Industrial Product. In ACM\/IEEE ISCA."},{"key":"e_1_3_2_1_8_1","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2011.89"},{"key":"e_1_3_2_1_9_1","doi-asserted-by":"crossref","unstructured":"Haruki Mori et al. 2023. A 4nm 6163-TOPS\/W\/b 4790-TOPS\/mm2\/b SRAM Based Digital-Computing-in-Memory Macro Supporting Bit-Width Flexibility and Simultaneous MAC and Weight Update. In IEEE ISSCC.","DOI":"10.1109\/ISSCC42615.2023.10067555"},{"key":"e_1_3_2_1_10_1","unstructured":"Jonghyun Oh et al. 2023. D6CIM: 60.4-TOPS\/W 1.46-TOPS\/mm2 1005-Kb\/mm2 Digital 6T-SRAM-Based Compute-in-Memory Macro Supporting 1-to-8b Fixed-Point Arithmetic in 28-nm CMOS. In IEEE ESSCIRC."},{"key":"e_1_3_2_1_11_1","doi-asserted-by":"crossref","unstructured":"Ananda Samajdar et al. 2020. A Systematic Methodology for Characterizing Scalability of DNN Accelerators Using SCALE-Sim. In IEEE ISPASS. 58--68.","DOI":"10.1109\/ISPASS48437.2020.00016"},{"key":"e_1_3_2_1_12_1","doi-asserted-by":"publisher","DOI":"10.1109\/MSSC.2022.3182935"},{"key":"e_1_3_2_1_13_1","volume-title":"IEEE Symp. on VLSI Tech.","author":"Srivatsa","unstructured":"Srivatsa Srinivasa et al. 2019. Monolithic 3D+-IC based reconfigurable compute-in-memory SRAM Macro. In IEEE Symp. on VLSI Tech."},{"key":"e_1_3_2_1_14_1","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2019.2897497"},{"key":"e_1_3_2_1_15_1","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2022.3202254"},{"key":"e_1_3_2_1_16_1","doi-asserted-by":"publisher","DOI":"10.1109\/MCAS.2021.3092533"},{"key":"e_1_3_2_1_17_1","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2022.3211290"}],"event":{"name":"ISLPED '24: 29th ACM\/IEEE International Symposium on Low Power Electronics and Design","location":"Newport Beach CA USA","acronym":"ISLPED '24","sponsor":["SIGDA ACM Special Interest Group on Design Automation","IEEE CAS","IEEE EDA"]},"container-title":["Proceedings of the 29th ACM\/IEEE International Symposium on Low Power Electronics and Design"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3665314.3670838","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/3665314.3670838","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,19]],"date-time":"2025-06-19T00:57:51Z","timestamp":1750294671000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3665314.3670838"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2024,8,5]]},"references-count":17,"alternative-id":["10.1145\/3665314.3670838","10.1145\/3665314"],"URL":"https:\/\/doi.org\/10.1145\/3665314.3670838","relation":{},"subject":[],"published":{"date-parts":[[2024,8,5]]},"assertion":[{"value":"2024-09-09","order":3,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}