{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,4,17]],"date-time":"2026-04-17T00:47:53Z","timestamp":1776386873029,"version":"3.51.2"},"publisher-location":"New York, NY, USA","reference-count":36,"publisher":"ACM","license":[{"start":{"date-parts":[[2024,8,5]],"date-time":"2024-08-05T00:00:00Z","timestamp":1722816000000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/creativecommons.org\/licenses\/by-nc\/4.0\/"}],"funder":[{"DOI":"10.13039\/100000185","name":"Defense Advanced Research Projects Agency","doi-asserted-by":"publisher","award":["FA8650-23-3-7313"],"award-info":[{"award-number":["FA8650-23-3-7313"]}],"id":[{"id":"10.13039\/100000185","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2024,8,5]]},"DOI":"10.1145\/3665314.3670851","type":"proceedings-article","created":{"date-parts":[[2024,9,9]],"date-time":"2024-09-09T19:31:18Z","timestamp":1725910278000},"page":"1-6","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":7,"title":["FPIA: Field-Programmable Ising Arrays with In-Memory Computing"],"prefix":"10.1145","author":[{"ORCID":"https:\/\/orcid.org\/0009-0002-2150-987X","authenticated-orcid":false,"given":"George Higgins","family":"Hutchinson","sequence":"first","affiliation":[{"name":"Department of Electrical and Computer Engineering, University of California at Santa Barbara, Santa Barbara, CA, United States"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0009-0001-7360-2470","authenticated-orcid":false,"given":"Ethan","family":"Sifferman","sequence":"additional","affiliation":[{"name":"Department of Electrical and Computer Engineering, UC Santa Barbara, Santa Barbara, CA, United States"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0003-4591-6277","authenticated-orcid":false,"given":"Tinish","family":"Bhattacharya","sequence":"additional","affiliation":[{"name":"Department of Electrical and Computer Engineering, UC Santa Barbara, Santa Barbara, CA, United States"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0001-7676-8938","authenticated-orcid":false,"given":"Dongseok","family":"Kwon","sequence":"additional","affiliation":[{"name":"Department of Electrical and Computer Engineering, UC Santa Barbara, Santa Barbara, CA, United States"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-4526-4347","authenticated-orcid":false,"given":"Dmitri B","family":"Strukov","sequence":"additional","affiliation":[{"name":"Department of Electrical and Computer Engineering, UC Santa Barbara, Santa Barbara, CA, United States"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"320","published-online":{"date-parts":[[2024,9,9]]},"reference":[{"key":"e_1_3_2_1_1_1","doi-asserted-by":"crossref","unstructured":"S. Agarwal S.J. Plimpton D.R. Hughart et al. 2016. Resistive memory device requirements for a neural algorithm accelerator. In IJCNN. 929--938.","DOI":"10.1109\/IJCNN.2016.7727298"},{"key":"e_1_3_2_1_2_1","volume-title":"Proceedings of SAT Competition 2020 : Solver and Benchmark Descriptions. http:\/\/hdl.handle.net\/10138\/318450","author":"Balyo T.","year":"2020","unstructured":"T. Balyo, N. Froleyks, M.J.H. Heule, et al. 2020. Proceedings of SAT Competition 2020 : Solver and Benchmark Descriptions. http:\/\/hdl.handle.net\/10138\/318450"},{"key":"e_1_3_2_1_3_1","volume-title":"Proceedings of SAT Competition 2017 : Solver and Benchmark Descriptions. http:\/\/hdl.handle.net\/10138\/224324","author":"Balyo T.","unstructured":"T. Balyo, M.J.H. Heule, and M. J\u00e4rvisalo. 2017. Proceedings of SAT Competition 2017 : Solver and Benchmark Descriptions. http:\/\/hdl.handle.net\/10138\/224324"},{"key":"e_1_3_2_1_4_1","first-page":"98","article-title":"aCortex: An Energy-Efficient Multipurpose Mixed-Signal Inference Accelerator","volume":"6","author":"Bavandpour M.","year":"2020","unstructured":"M. Bavandpour, M.R. Mahmoodi, and D.B. Strukov. 2020. aCortex: An Energy-Efficient Multipurpose Mixed-Signal Inference Accelerator. IEEE JXCDC 6, 1 (2020), 98--106.","journal-title":"IEEE JXCDC"},{"key":"e_1_3_2_1_5_1","volume-title":"Lecture Notes in Computer Science","volume":"1304","author":"Betz V.","unstructured":"V. Betz and J. Rose. 1997. VPR: a new packing, placement and routing tool for FPGA research. Lecture Notes in Computer Science, Vol. 1304. Springer Berlin Heidelberg, Berlin, Heidelberg, 213--222."},{"key":"e_1_3_2_1_6_1","doi-asserted-by":"crossref","unstructured":"V. Betz J. Rose and A. Marquardt. 1999. Architecture and CAD for Deep-Submicron FPGAS. Springer US Boston MA.","DOI":"10.1007\/978-1-4615-5145-4"},{"key":"e_1_3_2_1_7_1","doi-asserted-by":"publisher","DOI":"10.1103\/PhysRevX.7.031014"},{"key":"e_1_3_2_1_8_1","doi-asserted-by":"crossref","unstructured":"F. Glover G. Kochenberger and Y. Du. 2019. Quantum Bridge Analytics I: a tutorial on formulating and using QUBO models. 4OR 17 4 (2019) 335--371.","DOI":"10.1007\/s10288-019-00424-y"},{"key":"e_1_3_2_1_9_1","doi-asserted-by":"crossref","unstructured":"X. Guo F. Merrikh-Bayat M. Prezioso et al. 2017. Temperature-Insensitive Analog Vector-by-Matrix Multiplier Based on 55 nm NOR Flash Memory Cells. In IEEE CICC. 1--4.","DOI":"10.1109\/CICC.2017.7993628"},{"key":"e_1_3_2_1_10_1","doi-asserted-by":"crossref","unstructured":"M. Hizzani A. Heittmann G. Hutchinson et al. 2023. Memristor-based hardware and algorithms for higher-order Hopfield optimization solver outperforming quadratic Ising machines. arXiv:2311.01171","DOI":"10.1109\/ISCAS58744.2024.10558658"},{"key":"e_1_3_2_1_11_1","unstructured":"H. H. Hoos. 2011. SATLIB --- Benchmark Problems. https:\/\/www.cs.ubc.ca\/~hoos\/SATLIB\/benchm.html"},{"key":"e_1_3_2_1_12_1","volume-title":"Stochastic local search: foundations and applications","author":"Hoos H. H.","unstructured":"H. H. Hoos and Thomas St\u00fctzle. 2005. Stochastic local search: foundations and applications. Morgan Kaufmann Publishers, San Francisco, CA."},{"key":"e_1_3_2_1_13_1","doi-asserted-by":"publisher","DOI":"10.1073\/pnas.79.8.2554"},{"key":"e_1_3_2_1_14_1","volume-title":"Sequential Model-Based Optimization for General Algorithm Configuration. Lecture Notes in Computer Science","volume":"6683","author":"Hutter F.","unstructured":"F. Hutter, H.H. Hoos, and K. Leyton-Brown. 2011. Sequential Model-Based Optimization for General Algorithm Configuration. Lecture Notes in Computer Science, Vol. 6683. Springer Berlin Heidelberg, Berlin, Heidelberg, 507--523."},{"key":"e_1_3_2_1_15_1","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS.1998.705257"},{"key":"e_1_3_2_1_16_1","first-page":"2556","article-title":"8T SRAM Cell as a Multibit Dot-Product Engine for Beyond Von Neumann Computing","volume":"27","author":"Jaiswal A.","year":"2019","unstructured":"A. Jaiswal, I. Chakraborty, A. Agrawal, and K. Roy. 2019. 8T SRAM Cell as a Multibit Dot-Product Engine for Beyond Von Neumann Computing. IEEE TVLSI 27, 11 (2019), 2556--2567.","journal-title":"IEEE TVLSI"},{"key":"e_1_3_2_1_17_1","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2013.2279571"},{"key":"e_1_3_2_1_18_1","unstructured":"I. Kuon and J. Rose. 2008. iFAR - intelligent FPGA Architecture Repository. https:\/\/www.eecg.utoronto.ca\/vpr\/architectures\/"},{"key":"e_1_3_2_1_19_1","first-page":"1","article-title":"SMAC3: A versatile bayesian optimization package for hyperparameter optimization","volume":"23","author":"Lindauer M.","year":"2022","unstructured":"M. Lindauer, K. Eggensperger, M. Feurer, et al. 2022. SMAC3: A versatile bayesian optimization package for hyperparameter optimization. JMLR 23, 54 (2022), 1--9. https:\/\/www.jmlr.org\/papers\/v23\/21-0888.html","journal-title":"JMLR"},{"key":"e_1_3_2_1_20_1","doi-asserted-by":"publisher","DOI":"10.1109\/JETCAS.2023.3244485"},{"key":"e_1_3_2_1_21_1","volume-title":"Ising formulations of many NP problems. Frontiers in Physics 2","author":"Lucas A.","year":"2014","unstructured":"A. Lucas. 2014. Ising formulations of many NP problems. Frontiers in Physics 2 (2014)."},{"key":"e_1_3_2_1_22_1","doi-asserted-by":"publisher","DOI":"10.1145\/1508128.1508150"},{"key":"e_1_3_2_1_23_1","doi-asserted-by":"publisher","DOI":"10.1109\/TPDS.2014.2324563"},{"key":"e_1_3_2_1_24_1","doi-asserted-by":"crossref","unstructured":"N. Mohseni P. McMahon and T. Byrnes. 2022. Ising machines as hardware solvers of combinatorial optimization problems. Nature Reviews Physics 3 (04 2022) 363--379.","DOI":"10.1038\/s42254-022-00440-8"},{"key":"e_1_3_2_1_25_1","doi-asserted-by":"publisher","DOI":"10.1145\/3411511"},{"key":"e_1_3_2_1_26_1","volume-title":"HPCA'16","author":"Nazm Bojnordi M.","unstructured":"M. Nazm Bojnordi and E. Ipek. 2016. Memristive Boltzmann machine: A hardware accelerator for combinatorial optimization and deep learning. In HPCA'16. 1--13."},{"key":"e_1_3_2_1_27_1","unstructured":"P. Purdom and A. Sabry. 2018. CNF Generator for Factoring Problems. https:\/\/cgi.luddy.indiana.edu\/~sabry\/cnf.html"},{"key":"e_1_3_2_1_28_1","doi-asserted-by":"crossref","unstructured":"K. Roy and M. Mehendale. 1992. Optimization of channel segmentation for channeled architecture FPGAs. In IEEE CICC. 4--4.","DOI":"10.1109\/CICC.1992.591109"},{"key":"e_1_3_2_1_29_1","doi-asserted-by":"publisher","DOI":"10.1038\/s41565-020-0655-z"},{"key":"e_1_3_2_1_30_1","volume-title":"Higher-Order Boltzmann Machines. 151 (Mar","author":"Sejnowski T.","year":"1987","unstructured":"T. Sejnowski. 1987. Higher-Order Boltzmann Machines. 151 (Mar 1987)."},{"key":"e_1_3_2_1_31_1","volume-title":"ISAAC: A Convolutional Neural Network Accelerator with In-Situ Analog Arithmetic in Crossbars","author":"Shafiee A.","year":"2016","unstructured":"A. Shafiee, A. Nag, N. Muralimanohar, et al. 2016. ISAAC: A Convolutional Neural Network Accelerator with In-Situ Analog Arithmetic in Crossbars. In ACM\/IEEE ISCA. 14--26."},{"key":"e_1_3_2_1_32_1","volume-title":"Increasing Ising Machine Capacity with Multi-Chip Architectures. In ACM ISCA'22","author":"Sharma A.","unstructured":"A. Sharma, R. Afoakwa, A. Ignjatovic, and M. C. Huang. 2022. Increasing Ising Machine Capacity with Multi-Chip Architectures. In ACM ISCA'22. 508--521."},{"key":"e_1_3_2_1_33_1","doi-asserted-by":"crossref","unstructured":"R. Tessier and H. Giza. 2000. Balancing Logic Utilization and Area Efficiency in FPGAs. In Field-Programmable Logic and Applications: The Roadmap to Reconfigurable Computing (Lecture Notes in Computer Science) R.W. Hartenstein and H. Gr\u00fcnbacher (Eds.). Springer Berlin Heidelberg 535--544.","DOI":"10.1007\/3-540-44614-1_58"},{"key":"e_1_3_2_1_34_1","first-page":"305","article-title":"A 2.6 GS\/s 8-Bit Time-Interleaved SAR ADC in 55 nm CMOS Technology","volume":"8","author":"Wang D.","year":"2019","unstructured":"D. Wang, X. Zhu, X. Guo, et al. 2019. A 2.6 GS\/s 8-Bit Time-Interleaved SAR ADC in 55 nm CMOS Technology. MDPI Electronics 8, 33 (2019), 305.","journal-title":"MDPI Electronics"},{"key":"e_1_3_2_1_35_1","doi-asserted-by":"crossref","unstructured":"H. Wei P. Zhang B. Datta Sahoo and B. Razavi. 2013. An 8-Bit 4-GS\/s 120-mW CMOS ADC. In IEEE CICC. 1--4.","DOI":"10.1109\/CICC.2013.6658420"},{"key":"e_1_3_2_1_36_1","doi-asserted-by":"crossref","unstructured":"C. Yu T. Yoo Tony T.-H. Kim et al. 2020. A 16K Current-Based 8T SRAM Compute-In-Memory Macro with Decoupled Read\/Write and 1-5bit Column ADC. In IEEE CICC. 1--4.","DOI":"10.1109\/CICC48029.2020.9075883"}],"event":{"name":"ISLPED '24: 29th ACM\/IEEE International Symposium on Low Power Electronics and Design","location":"Newport Beach CA USA","acronym":"ISLPED '24","sponsor":["SIGDA ACM Special Interest Group on Design Automation","IEEE CAS","IEEE EDA"]},"container-title":["Proceedings of the 29th ACM\/IEEE International Symposium on Low Power Electronics and Design"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3665314.3670851","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/3665314.3670851","content-type":"application\/pdf","content-version":"vor","intended-application":"syndication"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/3665314.3670851","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,19]],"date-time":"2025-06-19T00:57:51Z","timestamp":1750294671000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3665314.3670851"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2024,8,5]]},"references-count":36,"alternative-id":["10.1145\/3665314.3670851","10.1145\/3665314"],"URL":"https:\/\/doi.org\/10.1145\/3665314.3670851","relation":{},"subject":[],"published":{"date-parts":[[2024,8,5]]},"assertion":[{"value":"2024-09-09","order":3,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}