{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,7,30]],"date-time":"2026-07-30T20:35:59Z","timestamp":1785443759077,"version":"3.56.0"},"publisher-location":"New York, NY, USA","reference-count":8,"publisher":"ACM","license":[{"start":{"date-parts":[[2024,8,5]],"date-time":"2024-08-05T00:00:00Z","timestamp":1722816000000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/creativecommons.org\/licenses\/by\/4.0\/"}],"funder":[{"DOI":"10.13039\/100002418","name":"Intel Corporation","doi-asserted-by":"publisher","id":[{"id":"10.13039\/100002418","id-type":"DOI","asserted-by":"publisher"}]},{"DOI":"10.13039\/100000028","name":"Semiconductor Research Corporation","doi-asserted-by":"publisher","id":[{"id":"10.13039\/100000028","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2024,8,5]]},"DOI":"10.1145\/3665314.3680473","type":"proceedings-article","created":{"date-parts":[[2024,9,9]],"date-time":"2024-09-09T19:31:18Z","timestamp":1725910278000},"page":"1-6","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":6,"title":["Design Approach for Die-to-Die Interfaces to Enable Energy-Efficient Chiplet Systems"],"prefix":"10.1145","author":[{"ORCID":"https:\/\/orcid.org\/0000-0002-1267-1683","authenticated-orcid":false,"given":"Vikram","family":"Jain","sequence":"first","affiliation":[{"name":"University of California, Berkeley, Berkeley, CA, United States"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0000-0001-5204-9728","authenticated-orcid":false,"given":"Wei","family":"Tang","sequence":"additional","affiliation":[{"name":"University of Michigan, Ann Arbor, MI, United States"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0009-0004-0878-963X","authenticated-orcid":false,"given":"Zuoguo","family":"Wu","sequence":"additional","affiliation":[{"name":"Intel Corporation, Santa Clara, CA, United States"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0009-0006-5716-2870","authenticated-orcid":false,"given":"Viansa","family":"Schmulbach","sequence":"additional","affiliation":[{"name":"University of California, Berkeley, Berkeley, CA, United States"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0000-0003-1811-5407","authenticated-orcid":false,"given":"Sophia","family":"Shao","sequence":"additional","affiliation":[{"name":"University of California, Berkeley, Berkeley, CA, United States"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0000-0001-5963-9018","authenticated-orcid":false,"given":"Zhengya","family":"Zhang","sequence":"additional","affiliation":[{"name":"University of Michigan, Ann Arbor, MI, United States"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0000-0003-2324-1715","authenticated-orcid":false,"given":"Borivoje","family":"Nikolic","sequence":"additional","affiliation":[{"name":"University of California, Berkeley, Berkeley, CA, United States"}],"role":[{"vocabulary":"crossref","role":"author"}]}],"member":"320","published-online":{"date-parts":[[2024,9,9]]},"reference":[{"key":"e_1_3_2_1_1_1","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2020.2996616"},{"key":"e_1_3_2_1_3_1","doi-asserted-by":"crossref","unstructured":"UCIe Consortium. 2023. Universal Chiplet Interconnect Express (UCIe) Specification Rev 1.1. https:\/\/www.uciexpress.org\/","DOI":"10.4071\/001c.90200"},{"key":"e_1_3_2_1_4_1","unstructured":"Vikram Jain Viansa Schmulbach Lux Zhang Jingyi Xu Sophia Shao and Borivoje Nikolic. 2024. UCIe-lite Controller. https:\/\/github.com\/ucb-ucie\/uciedigital"},{"key":"e_1_3_2_1_5_1","unstructured":"David Kehlet. 2022. Advanced Interface Bus (AIB) Specification. https:\/\/github.com\/chipsalliance\/AIB-specification"},{"key":"e_1_3_2_1_6_1","doi-asserted-by":"publisher","DOI":"10.23919\/DATE51398.2021.9474021"},{"key":"e_1_3_2_1_7_1","doi-asserted-by":"publisher","DOI":"10.1109\/MSSC.2015.2418155"},{"key":"e_1_3_2_1_8_1","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2023.3343457"},{"key":"e_1_3_2_1_9_1","volume-title":"32nd IEEE Conference on Electrical Performance of Electronic Packaging and Systems.","author":"Wu Zuoguo","year":"2023","unstructured":"Zuoguo Wu. 2023. Introduction to UCIe. 32nd IEEE Conference on Electrical Performance of Electronic Packaging and Systems."}],"event":{"name":"ISLPED '24: 29th ACM\/IEEE International Symposium on Low Power Electronics and Design","location":"Newport Beach CA USA","acronym":"ISLPED '24","sponsor":["SIGDA ACM Special Interest Group on Design Automation","IEEE CAS","IEEE EDA"]},"container-title":["Proceedings of the 29th ACM\/IEEE International Symposium on Low Power Electronics and Design"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3665314.3680473","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/3665314.3680473","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,19]],"date-time":"2025-06-19T00:57:51Z","timestamp":1750294671000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3665314.3680473"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2024,8,5]]},"references-count":8,"alternative-id":["10.1145\/3665314.3680473","10.1145\/3665314"],"URL":"https:\/\/doi.org\/10.1145\/3665314.3680473","relation":{},"subject":[],"published":{"date-parts":[[2024,8,5]]},"assertion":[{"value":"2024-09-09","order":3,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}