{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,3,12]],"date-time":"2026-03-12T01:10:19Z","timestamp":1773277819630,"version":"3.50.1"},"publisher-location":"New York, NY, USA","reference-count":88,"publisher":"ACM","license":[{"start":{"date-parts":[[2025,3,30]],"date-time":"2025-03-30T00:00:00Z","timestamp":1743292800000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"funder":[{"name":"Generalitat of Catalunya","award":["2021-SGR-00865, 2021-SGR-00763"],"award-info":[{"award-number":["2021-SGR-00865, 2021-SGR-00763"]}]},{"name":"Spanish Ministry of Science and Innovation","award":["PID2019-107255GB-C21"],"award-info":[{"award-number":["PID2019-107255GB-C21"]}]},{"name":"Horizon 2020 Framework Programme","award":["826647"],"award-info":[{"award-number":["826647"]}]}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2025,3,30]]},"DOI":"10.1145\/3669940.3707247","type":"proceedings-article","created":{"date-parts":[[2025,2,6]],"date-time":"2025-02-06T12:28:01Z","timestamp":1738844881000},"page":"619-636","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":4,"title":["Instruction-Aware Cooperative TLB and Cache Replacement Policies"],"prefix":"10.1145","author":[{"ORCID":"https:\/\/orcid.org\/0000-0002-7191-0867","authenticated-orcid":false,"given":"Dimitrios","family":"Chasapis","sequence":"first","affiliation":[{"name":"Barcelona Supercomputing Center (BSC), Barcelona, Barcelona, Spain"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-5416-6634","authenticated-orcid":false,"given":"Georgios","family":"Vavouliotis","sequence":"additional","affiliation":[{"name":"Unaffiliated, Zurich, Switzerland"}]},{"ORCID":"https:\/\/orcid.org\/0000-0001-5658-4883","authenticated-orcid":false,"given":"Daniel A.","family":"Jim\u00e9nez","sequence":"additional","affiliation":[{"name":"Texas A&M University, College Station, Texas, USA"}]},{"ORCID":"https:\/\/orcid.org\/0000-0003-4564-2093","authenticated-orcid":false,"given":"Marc","family":"Casas","sequence":"additional","affiliation":[{"name":"Barcelona Supercomputing Center (BSC), Barcelona, Barcelona, Spain, & Universitat Polit\u00e8cnica de Catalunya (UPC), Barcelona, Spain"}]}],"member":"320","published-online":{"date-parts":[[2025,3,30]]},"reference":[{"key":"e_1_3_2_1_1_1","unstructured":"Championship Value Prediction (CVP). https:\/\/www.microarch.org\/cvp1\/. Accessed: 05-9-2022."},{"key":"e_1_3_2_1_2_1","unstructured":"ChampSim. https:\/\/crc2.ece.tamu.edu\/. Accessed: 05-9-2022."},{"key":"e_1_3_2_1_3_1","unstructured":"Intel golden cove vs raptor cove vs redwood cove vs lion cove: Intel's p-core architectures compared. https:\/\/hardwaretimes.com\/skylakevs- sunny-cove-vs-golden-cove-vs-redwood-cove-vs-lion-coveintel-p-core-architectures\/."},{"key":"e_1_3_2_1_4_1","unstructured":"Intel\u00ae64 and IA-32 Architectures Optimization Reference Manual. https:\/\/www.intel.com\/content\/dam\/www\/public\/us\/en\/documents\/manuals\/64-ia-32-architectures-optimization-manual.pdf."},{"key":"e_1_3_2_1_5_1","unstructured":"Memory management unit components - arm. https: \/\/developer.arm.com\/documentation\/107734\/0001\/Memorymanagement\/Memory-Management-Unit-components."},{"key":"e_1_3_2_1_6_1","unstructured":"Qualcomm's oryon core: A long time in the making. https:\/\/chipsandcheese.com\/2024\/07\/09\/qualcomms-oryon-core-along- time-in-the-making\/."},{"key":"e_1_3_2_1_7_1","first-page":"9","volume-title":"CPU 2006","author":"SPEC","year":"2006","unstructured":"SPEC CPU 2006. https:\/\/www.spec.org\/cpu2006\/. Accessed: 05-9-2022."},{"key":"e_1_3_2_1_8_1","first-page":"9","volume-title":"CPU 2017","author":"SPEC","year":"2017","unstructured":"SPEC CPU 2017. https:\/\/www.spec.org\/cpu2017\/. Accessed: 05-9-2022."},{"key":"e_1_3_2_1_9_1","unstructured":"The 1st Instruction Prefetching Championship. https:\/\/research.ece.ncsu.edu\/ipc\/. Accessed: 05-9-2022."},{"key":"e_1_3_2_1_10_1","unstructured":"Abishek Bhattacharjee. Advanced Concepts on Address Translation Appendix L in \"Computer Architecture: A Quantitative Approach\" by Hennessy and Patterson. http:\/\/www.cs.yale.edu\/homes\/abhishek\/ abhishek-appendix-l.pdf."},{"key":"e_1_3_2_1_11_1","first-page":"457","volume-title":"Yoav Etsion. Do- It-Yourself Virtual Memory Translation. In Proceedings of the 44th International Symposium on Computer Architecture, ISCA '17","author":"Alam Hanna","year":"2017","unstructured":"Hanna Alam, Tianhao Zhang, Mattan Erez, and Yoav Etsion. Do- It-Yourself Virtual Memory Translation. In Proceedings of the 44th International Symposium on Computer Architecture, ISCA '17, pages 457--468, New York, NY, USA, 2017. ACM."},{"key":"e_1_3_2_1_12_1","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2018.00061"},{"key":"e_1_3_2_1_13_1","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2018.00061"},{"key":"e_1_3_2_1_14_1","doi-asserted-by":"publisher","DOI":"10.1145\/3307650.3322234"},{"key":"e_1_3_2_1_15_1","first-page":"48","volume-title":"Proceedings of the 37th International Symposium on Computer Architecture, ISCA '10","author":"Barr Thomas W.","year":"2010","unstructured":"Thomas W. Barr, Alan L. Cox, and Scott Rixner. Translation Caching: Skip, Don'T Walk (the Page Table). In Proceedings of the 37th International Symposium on Computer Architecture, ISCA '10, pages 48--59, New York, NY, USA, 2010. ACM."},{"key":"e_1_3_2_1_16_1","first-page":"383","volume-title":"Bhattacharjee. Large-reach Memory Management Unit Caches. In Proceedings of the 46th International Symposium on Microarchitecture, MICRO '13","author":"Abhishek","year":"2013","unstructured":"Abhishek Bhattacharjee. Large-reach Memory Management Unit Caches. In Proceedings of the 46th International Symposium on Microarchitecture, MICRO '13, pages 383--394, New York, NY, USA, 2013. ACM."},{"key":"e_1_3_2_1_17_1","doi-asserted-by":"publisher","DOI":"10.1145\/1736020.1736060"},{"key":"e_1_3_2_1_18_1","doi-asserted-by":"publisher","DOI":"10.1145\/214451.214455"},{"key":"e_1_3_2_1_19_1","doi-asserted-by":"publisher","DOI":"10.1145\/214451.214455"},{"key":"e_1_3_2_1_20_1","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2017.38"},{"key":"e_1_3_2_1_21_1","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2012.43"},{"key":"e_1_3_2_1_22_1","doi-asserted-by":"publisher","DOI":"10.1145\/3330345.3330363"},{"key":"e_1_3_2_1_23_1","doi-asserted-by":"publisher","DOI":"10.1109\/PACT.2017.32"},{"key":"e_1_3_2_1_24_1","doi-asserted-by":"publisher","DOI":"10.1109\/IISWC59245.2023.00027"},{"key":"e_1_3_2_1_25_1","doi-asserted-by":"crossref","unstructured":"Michael Ferdman Almutaz Adileh Onur Kocberber Stavros Volos Mohammad Alisafaee Djordje Jevdjic Cansu Kaynak Adrian Daniel Popescu Anastasia Ailamaki and Babak Falsafi. Clearing the Clouds: A Study of Emerging Scale-out Workloads on Modern Hardware. In Proceedings of the 17th International Conference on Architectural Support for Programming Languages and Operating Systems ASPLOS '12 pages 37--48 New York NY USA 2012. ACM.","DOI":"10.1145\/2150976.2150982"},{"key":"e_1_3_2_1_26_1","volume-title":"A dueling segmented lru replacement algorithm with adaptive bypassing","author":"Gao Hongliang","year":"2010","unstructured":"Hongliang Gao and Chris Wilkerson. A dueling segmented lru replacement algorithm with adaptive bypassing. 2010."},{"key":"e_1_3_2_1_27_1","volume-title":"Spec cpu2006 benchmark descriptions. SIGARCH Comput. Archit. News, 34(4):1--17, sep","author":"Henning John L.","year":"2006","unstructured":"John L. Henning. Spec cpu2006 benchmark descriptions. SIGARCH Comput. Archit. News, 34(4):1--17, sep 2006."},{"key":"e_1_3_2_1_28_1","doi-asserted-by":"publisher","DOI":"10.1145\/545214.545239"},{"key":"e_1_3_2_1_29_1","first-page":"39","volume-title":"Huck and Jim Hays. Architectural Support for Translation Table Management in Large Address Space Machines. In Proceedings of the 20th International Symposium on Computer Architecture, ISCA '93","author":"Jerry","year":"1993","unstructured":"Jerry Huck and Jim Hays. Architectural Support for Translation Table Management in Large Address Space Machines. In Proceedings of the 20th International Symposium on Computer Architecture, ISCA '93, pages 39--50, New York, NY, USA, 1993. ACM."},{"key":"e_1_3_2_1_30_1","volume-title":"15th USENIX Symposium on Operating Systems Design and Implementation (OSDI 21)","author":"Hunter Andrew Hamilton","year":"2021","unstructured":"Andrew Hamilton Hunter, Chris Kennelly, Darryl Gove, Parthasarathy Ranganathan, Paul Jack Turner, and Tipp James Moseley. Beyond malloc efficiency to fleet efficiency: a hugepage-aware memory allocator. In 15th USENIX Symposium on Operating Systems Design and Implementation (OSDI 21), 2021."},{"key":"e_1_3_2_1_31_1","doi-asserted-by":"publisher","DOI":"10.1109\/ISPASS51385.2021.00034"},{"key":"e_1_3_2_1_32_1","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.2016.17"},{"key":"e_1_3_2_1_33_1","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2015.7056045"},{"key":"e_1_3_2_1_34_1","doi-asserted-by":"publisher","DOI":"10.1145\/1815961.1815971"},{"key":"e_1_3_2_1_35_1","first-page":"436","volume-title":"Proceedings of the 50th International Symposium on Microarchitecture, MICRO '17","author":"Daniel","year":"2017","unstructured":"Daniel A. Jim\u00e9nez and Elvira Teran. Multiperspective Reuse Prediction. In Proceedings of the 50th International Symposium on Microarchitecture, MICRO '17, page 436--448, New York, NY, USA, 2017. Association for Computing Machinery."},{"key":"e_1_3_2_1_36_1","first-page":"195","volume-title":"Proceedings of the 29th International Symposium on Computer Architecture, ISCA '02","author":"Gokul","year":"2002","unstructured":"Gokul B. Kandiraju and Anand Sivasubramaniam. Going the Distance for TLB Prefetching: An Application-driven Study. In Proceedings of the 29th International Symposium on Computer Architecture, ISCA '02, pages 195--206, Washington, DC, USA, 2002. IEEE Computer Society."},{"key":"e_1_3_2_1_37_1","doi-asserted-by":"crossref","unstructured":"Konstantinos Kanelopoulos Hong Chul Nam F. Nisa Bostanci Rahul Bera Mohammad Sadrosadati Rakesh Kumar Davide-Basilio Bartolini and Onur Mutlu. Victima: Drastically increasing address translation reach by leveraging underutilized cache resources. In to appear in proceedings of the 56th IEEE\/ACM International Symposium on Microarchitecture (MICRO) 2023.","DOI":"10.1145\/3613424.3614276"},{"key":"e_1_3_2_1_38_1","doi-asserted-by":"crossref","unstructured":"Konstantinos Kanelopoulos Kosta Stojiljkovic Nisa Bostanci Can Firtina Rachata Ausavarungnirun Rakesh Kumar Nastaran Hajinazar Mohammad Sadrosadati Nandita Vijaykumar and Onur Mutlu. Utopia: Fast and efficient address translation via hybrid restrictive & flexible virtual-to-physical address mappings. In to appear in proceedings of the 56th IEEE\/ACM International Symposium on Microarchitecture (MICRO) 2023.","DOI":"10.1145\/3613424.3623789"},{"key":"e_1_3_2_1_39_1","doi-asserted-by":"publisher","DOI":"10.1145\/2749469.2750392"},{"key":"e_1_3_2_1_40_1","doi-asserted-by":"publisher","DOI":"10.1145\/2749469.2750392"},{"key":"e_1_3_2_1_41_1","doi-asserted-by":"publisher","DOI":"10.1145\/2872887.2750392"},{"key":"e_1_3_2_1_42_1","doi-asserted-by":"publisher","DOI":"10.1145\/2749469.2749471"},{"key":"e_1_3_2_1_43_1","doi-asserted-by":"publisher","DOI":"10.1109\/ICCD.2007.4601909"},{"key":"e_1_3_2_1_44_1","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2010.24"},{"key":"e_1_3_2_1_45_1","doi-asserted-by":"publisher","DOI":"10.1109\/AEECT.2013.6716445"},{"key":"e_1_3_2_1_46_1","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2007.70816"},{"key":"e_1_3_2_1_47_1","doi-asserted-by":"publisher","DOI":"10.1145\/3173162.3173178"},{"key":"e_1_3_2_1_48_1","doi-asserted-by":"publisher","DOI":"10.1145\/339647.339669"},{"key":"e_1_3_2_1_49_1","doi-asserted-by":"publisher","DOI":"10.1145\/379240.379259"},{"key":"e_1_3_2_1_50_1","doi-asserted-by":"publisher","DOI":"10.1145\/301453.301487"},{"key":"e_1_3_2_1_51_1","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2008.4771793"},{"key":"e_1_3_2_1_52_1","volume-title":"Workload behavior driven memory subsystem design for hyperscale. https: \/\/arxiv.org\/abs\/2303.08396","author":"Mahar Suyash","year":"2023","unstructured":"Suyash Mahar, HaoWang,Wei Shu, and Abhishek Dhanotia. Workload behavior driven memory subsystem design for hyperscale. https: \/\/arxiv.org\/abs\/2303.08396, 2023."},{"key":"e_1_3_2_1_53_1","first-page":"1023","volume-title":"Boris Grot. Prefetched Address Translation. In Proceedings of the 52nd International Symposium on Microarchitecture, MICRO '19","author":"Margaritov Artemiy","year":"2019","unstructured":"Artemiy Margaritov, Dmitrii Ustiugov, Edouard Bugnion, and Boris Grot. Prefetched Address Translation. In Proceedings of the 52nd International Symposium on Microarchitecture, MICRO '19, pages 1023-- 1036, New York, NY, USA, 2019. ACM."},{"key":"e_1_3_2_1_54_1","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA51647.2021.00050"},{"key":"e_1_3_2_1_55_1","first-page":"131","volume-title":"CHiRP: Control-Flow History Reuse Prediction. In proceedings of the 53rd IEEE\/ACM International Symposium on Microarchitecture (MICRO)","author":"Mirbagher-Ajorpaz S.","year":"2020","unstructured":"S. Mirbagher-Ajorpaz, E. Garza, G. Pokam, and D. A. Jim\u00e9nez. CHiRP: Control-Flow History Reuse Prediction. In proceedings of the 53rd IEEE\/ACM International Symposium on Microarchitecture (MICRO), pages 131--145, 2020."},{"key":"e_1_3_2_1_56_1","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2020.2986212"},{"key":"e_1_3_2_1_57_1","doi-asserted-by":"publisher","DOI":"10.1145\/3579371.3589097"},{"key":"e_1_3_2_1_58_1","first-page":"27","volume-title":"Richard Brown. Design Tradeoffs for Software-Managed TLBs. In Proceedings of the 20th International Symposium on Computer Architecture, ISCA '93","author":"Nagle David","year":"1993","unstructured":"David Nagle, Richard Uhlig, Tim Stanley, Stuart Sechrest, Trevor Mudge, and Richard Brown. Design Tradeoffs for Software-Managed TLBs. In Proceedings of the 20th International Symposium on Computer Architecture, ISCA '93, pages 27--38, New York, NY, USA, 1993. Association for Computing Machinery."},{"key":"e_1_3_2_1_59_1","doi-asserted-by":"publisher","DOI":"10.1145\/170035.170081"},{"key":"e_1_3_2_1_60_1","doi-asserted-by":"publisher","DOI":"10.5555\/3049832.3049858"},{"key":"e_1_3_2_1_61_1","doi-asserted-by":"publisher","DOI":"10.1109\/CGO.2019.8661201"},{"key":"e_1_3_2_1_62_1","doi-asserted-by":"publisher","DOI":"10.1145\/3140659.3080217"},{"key":"e_1_3_2_1_63_1","doi-asserted-by":"publisher","DOI":"10.1145\/3503222.3507718"},{"key":"e_1_3_2_1_64_1","doi-asserted-by":"publisher","DOI":"10.5555\/77493"},{"key":"e_1_3_2_1_65_1","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2014.6835964"},{"key":"e_1_3_2_1_66_1","first-page":"258","volume-title":"Abhishek Bhattacharjee. CoLT: Coalesced Large-Reach TLBs. In Proceedings of the 45th International Symposium on Microarchitecture, MICRO '12","author":"Pham Binh","year":"2012","unstructured":"Binh Pham, Viswanathan Vaidyanathan, Aamer Jaleel, and Abhishek Bhattacharjee. CoLT: Coalesced Large-Reach TLBs. In Proceedings of the 45th International Symposium on Microarchitecture, MICRO '12, pages 258--269, Washington, DC, USA, 2012. IEEE Computer Society."},{"key":"e_1_3_2_1_67_1","doi-asserted-by":"publisher","DOI":"10.1145\/1250662.1250709"},{"key":"e_1_3_2_1_68_1","doi-asserted-by":"publisher","DOI":"10.1145\/1273440.1250709"},{"key":"e_1_3_2_1_69_1","doi-asserted-by":"publisher","DOI":"10.1145\/3079856.3080210"},{"key":"e_1_3_2_1_70_1","first-page":"117","volume-title":"Per Stenstr\u00f6m. Recencybased TLB Preloading. In Proceedings of the 27th International Symposium on Computer Architecture, ISCA '00","author":"Saulsbury Ashley","year":"2000","unstructured":"Ashley Saulsbury, Fredrik Dahlgren, and Per Stenstr\u00f6m. Recencybased TLB Preloading. In Proceedings of the 27th International Symposium on Computer Architecture, ISCA '00, pages 117--127, New York, NY, USA, 2000. ACM."},{"key":"e_1_3_2_1_71_1","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA53966.2022.00048"},{"key":"e_1_3_2_1_72_1","doi-asserted-by":"publisher","DOI":"10.1145\/3352460.3358319"},{"key":"e_1_3_2_1_73_1","doi-asserted-by":"publisher","DOI":"10.1145\/3373376.3378493"},{"key":"e_1_3_2_1_74_1","doi-asserted-by":"publisher","DOI":"10.1145\/3307650.3322227"},{"key":"e_1_3_2_1_75_1","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2006.7"},{"key":"e_1_3_2_1_76_1","doi-asserted-by":"publisher","DOI":"10.1145\/1089008.1089011"},{"key":"e_1_3_2_1_77_1","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2016.7783705"},{"key":"e_1_3_2_1_78_1","doi-asserted-by":"publisher","DOI":"10.1145\/225830.224449"},{"key":"e_1_3_2_1_79_1","doi-asserted-by":"publisher","DOI":"10.1109\/ISPASS55109.2022.00044"},{"key":"e_1_3_2_1_80_1","first-page":"1138","volume-title":"Marc Casas. Morrigan: A Composite Instruction TLB Prefetcher. In Proceedings of the 54th International Symposium on Microarchitecture, MICRO '21","author":"Vavouliotis Georgios","year":"2021","unstructured":"Georgios Vavouliotis, Lluc Alvarez, Boris Grot, Daniel Jim\u00e9nez, and Marc Casas. Morrigan: A Composite Instruction TLB Prefetcher. In Proceedings of the 54th International Symposium on Microarchitecture, MICRO '21, page 1138--1153, New York, NY, USA, 2021. Association for Computing Machinery."},{"key":"e_1_3_2_1_81_1","first-page":"85","volume-title":"Marc Casas. Exploiting Page Table Locality for Agile TLB Prefetching. In Proceedings of the 48th International Symposium on Computer Architecture, ISCA '21","author":"Vavouliotis Georgios","year":"2021","unstructured":"Georgios Vavouliotis, Lluc Alvarez, Vasileios Karakostas, Konstantinos Nikas, Nectarios Koziris, Daniel A. Jim\u00e9nez, and Marc Casas. Exploiting Page Table Locality for Agile TLB Prefetching. In Proceedings of the 48th International Symposium on Computer Architecture, ISCA '21, pages 85--98, 2021."},{"key":"e_1_3_2_1_82_1","first-page":"956","volume-title":"Marc Casas. Page Size Aware Cache Prtefetching. In Proceedings of the 55th International Symposium on Microarchitecture, MICRO '22","author":"Vavouliotis Georgios","year":"2022","unstructured":"Georgios Vavouliotis, Gino Chacon, Lluc Alvarez, Paul V. Gratz, Daniel A. Jim\u00e9nez, and Marc Casas. Page Size Aware Cache Prtefetching. In Proceedings of the 55th International Symposium on Microarchitecture, MICRO '22, pages 956--974, 2022."},{"key":"e_1_3_2_1_83_1","first-page":"49","volume-title":"Proceedings Sixth International Symposium on High-Performance Computer Architecture. HPCA-6 (Cat. No.PR00550)","author":"Wong W.A.","year":"2000","unstructured":"W.A. Wong and J.-L. Baer. Modified lru policies for improving secondlevel cache behavior. In Proceedings Sixth International Symposium on High-Performance Computer Architecture. HPCA-6 (Cat. No.PR00550), pages 49--60, 2000."},{"key":"e_1_3_2_1_84_1","doi-asserted-by":"publisher","DOI":"10.1145\/2155620.2155671"},{"key":"e_1_3_2_1_85_1","first-page":"430","volume-title":"2011 44th Annual IEEE\/ACM International Symposium on Microarchitecture (MICRO)","author":"Jaleel Aamer","year":"2011","unstructured":"Carole-JeanWu, Aamer Jaleel, Will Hasenplaugh, Margaret Martonosi, Simon C. Steely, and Joel Emer. Ship: Signature-based hit predictor for high performance caching. In 2011 44th Annual IEEE\/ACM International Symposium on Microarchitecture (MICRO), pages 430--441, Dec 2011."},{"key":"e_1_3_2_1_86_1","first-page":"698","volume-title":"2019 ACM\/IEEE 46th Annual International Symposium on Computer Architecture (ISCA)","author":"Yan Zi","year":"2019","unstructured":"Zi Yan, David Nellans, Daniel Lustig, and Abhishek Bhattacharjee. Translation ranger: Operating system support for contiguity-aware tlbs. In 2019 ACM\/IEEE 46th Annual International Symposium on Computer Architecture (ISCA), pages 698--710, 2019."},{"key":"e_1_3_2_1_87_1","doi-asserted-by":"publisher","DOI":"10.1145\/2896377.2901456"},{"key":"e_1_3_2_1_88_1","doi-asserted-by":"publisher","DOI":"10.1109\/ISPASS.2019.00018"}],"event":{"name":"ASPLOS '25: 30th ACM International Conference on Architectural Support for Programming Languages and Operating Systems","location":"Rotterdam Netherlands","acronym":"ASPLOS '25","sponsor":["SIGPLAN ACM Special Interest Group on Programming Languages","SIGOPS ACM Special Interest Group on Operating Systems","SIGARCH ACM Special Interest Group on Computer Architecture"]},"container-title":["Proceedings of the 30th ACM International Conference on Architectural Support for Programming Languages and Operating Systems, Volume 1"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3669940.3707247","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/3669940.3707247","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,8,21]],"date-time":"2025-08-21T14:51:07Z","timestamp":1755787867000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3669940.3707247"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2025,3,30]]},"references-count":88,"alternative-id":["10.1145\/3669940.3707247","10.1145\/3669940"],"URL":"https:\/\/doi.org\/10.1145\/3669940.3707247","relation":{},"subject":[],"published":{"date-parts":[[2025,3,30]]},"assertion":[{"value":"2025-03-30","order":3,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}