{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,2,10]],"date-time":"2026-02-10T17:07:57Z","timestamp":1770743277097,"version":"3.49.0"},"publisher-location":"New York, NY, USA","reference-count":51,"publisher":"ACM","license":[{"start":{"date-parts":[[2025,3,30]],"date-time":"2025-03-30T00:00:00Z","timestamp":1743292800000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/creativecommons.org\/licenses\/by\/4.0\/"}],"funder":[{"name":"Swiss National Science Foundation","award":["215747"],"award-info":[{"award-number":["215747"]}]}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2025,3,30]]},"DOI":"10.1145\/3669940.3707273","type":"proceedings-article","created":{"date-parts":[[2025,2,6]],"date-time":"2025-02-06T12:28:01Z","timestamp":1738844881000},"page":"249-263","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":1,"title":["CRUSH: A\n            <u>Cr<\/u>\n            edit-Based Approach for Functional\n            <u>U<\/u>\n            nit\n            <u>Sh<\/u>\n            aring in Dynamically Scheduled HLS"],"prefix":"10.1145","author":[{"ORCID":"https:\/\/orcid.org\/0000-0001-7172-6720","authenticated-orcid":false,"given":"Jiahui","family":"Xu","sequence":"first","affiliation":[{"name":"ETH Zurich, Zurich, Switzerland"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0001-6659-8533","authenticated-orcid":false,"given":"Lana","family":"Josipovic","sequence":"additional","affiliation":[{"name":"ETH Zurich, Zurich, Switzerland"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"320","published-online":{"date-parts":[[2025,3,30]]},"reference":[{"key":"e_1_3_2_1_1_1","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.2004.1382681"},{"key":"e_1_3_2_1_2_1","doi-asserted-by":"publisher","DOI":"10.1109\/ASYNC.2006.26"},{"key":"e_1_3_2_1_3_1","doi-asserted-by":"publisher","DOI":"10.1109\/ISPASS.2005.1430572"},{"key":"e_1_3_2_1_4_1","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.2007.4397291"},{"key":"e_1_3_2_1_5_1","doi-asserted-by":"publisher","DOI":"10.1109\/FPL.2014.6927490"},{"key":"e_1_3_2_1_6_1","doi-asserted-by":"publisher","DOI":"10.1145\/2514740"},{"key":"e_1_3_2_1_7_1","doi-asserted-by":"publisher","DOI":"10.1109\/43.945302"},{"key":"e_1_3_2_1_8_1","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2016.7783710"},{"key":"e_1_3_2_1_9_1","doi-asserted-by":"publisher","DOI":"10.1007\/s10703-011-0134-0"},{"key":"e_1_3_2_1_10_1","doi-asserted-by":"publisher","DOI":"10.1109\/MDT.2012.2205998"},{"key":"e_1_3_2_1_11_1","doi-asserted-by":"publisher","DOI":"10.1145\/3373087.3375297"},{"key":"e_1_3_2_1_12_1","doi-asserted-by":"publisher","DOI":"10.1145\/1146909.1147025"},{"key":"e_1_3_2_1_13_1","doi-asserted-by":"publisher","DOI":"10.1109\/MEMCOD.2010.5558639"},{"key":"e_1_3_2_1_14_1","doi-asserted-by":"publisher","DOI":"10.1145\/1146909.1147077"},{"key":"e_1_3_2_1_15_1","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA57654.2024.00086"},{"key":"e_1_3_2_1_16_1","doi-asserted-by":"publisher","DOI":"10.1145\/3174243.3174268"},{"key":"e_1_3_2_1_17_1","volume-title":"Principles and Practices of Interconnection Networks","author":"Dally Willian James","unstructured":"Willian James Dally and Brian Patrick Towles. 2004. Principles and Practices of Interconnection Networks. Elsevier, Amsterdam, Netherlands."},{"key":"e_1_3_2_1_18_1","volume-title":"Synthesis and Optimization of Digital Circuits","author":"Micheli Giovanni De","unstructured":"Giovanni De Micheli. 1994. Synthesis and Optimization of Digital Circuits. McGraw-Hill, New York."},{"key":"e_1_3_2_1_19_1","unstructured":"Siemens EDA. 2024. Catapult High-Level Synthesis and Verification. Retrieved from https:\/\/eda.sw.siemens.com\/en-US\/ic\/catapult-highlevel-synthesis\/."},{"key":"e_1_3_2_1_20_1","doi-asserted-by":"publisher","DOI":"10.1145\/3127041.3127055"},{"key":"e_1_3_2_1_21_1","doi-asserted-by":"publisher","DOI":"10.1109\/FPL57034.2022.00046"},{"key":"e_1_3_2_1_22_1","doi-asserted-by":"publisher","DOI":"10.1145\/3626202.3637556"},{"key":"e_1_3_2_1_23_1","doi-asserted-by":"publisher","DOI":"10.1145\/3543622.3573050"},{"key":"e_1_3_2_1_24_1","unstructured":"EPFL-LAP. 2023. Dynamatic. Retrieved from https:\/\/github.com\/EPFLLAP\/dynamatic."},{"key":"e_1_3_2_1_25_1","unstructured":"Gurobi Optimization LLC. 2022. Gurobi Optimizer Reference Manual. Retrieved from https:\/\/www.gurobi.com."},{"key":"e_1_3_2_1_26_1","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2012.6176674"},{"key":"e_1_3_2_1_27_1","unstructured":"Advanced Micro Devices Inc. 2021. 7 Series Product Tables and Product Selection Guide (XMP101). Retrieved from https:\/\/docs.amd.com\/v\/u\/en-US\/7-series-product-selection-guide."},{"key":"e_1_3_2_1_28_1","doi-asserted-by":"publisher","DOI":"10.1145\/3126525"},{"key":"e_1_3_2_1_29_1","doi-asserted-by":"publisher","DOI":"10.1145\/3174243.3174264"},{"key":"e_1_3_2_1_30_1","doi-asserted-by":"publisher","DOI":"10.1145\/3289602.3293914"},{"key":"e_1_3_2_1_31_1","doi-asserted-by":"publisher","DOI":"10.1145\/3373087.3375391"},{"key":"e_1_3_2_1_32_1","doi-asserted-by":"publisher","DOI":"10.1109\/MCAS.2021.3071631"},{"key":"e_1_3_2_1_33_1","doi-asserted-by":"publisher","DOI":"10.1109\/FCCM53951.2022.9786084"},{"key":"e_1_3_2_1_34_1","doi-asserted-by":"publisher","DOI":"10.1145\/3373087.3375314"},{"key":"e_1_3_2_1_35_1","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2021.3105574"},{"key":"e_1_3_2_1_36_1","doi-asserted-by":"publisher","DOI":"10.1145\/53990.54022"},{"key":"e_1_3_2_1_37_1","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2008.2005285"},{"key":"e_1_3_2_1_38_1","volume-title":"Polybench: The Polyhedral Benchmark Suite.","author":"Pouchet Louis-No\u00ebl","year":"2012","unstructured":"Louis-No\u00ebl Pouchet. 2012. Polybench: The Polyhedral Benchmark Suite. Retrieved from https:\/\/web.cs.ucla.edu\/~pouchet\/software\/polybench\/."},{"key":"e_1_3_2_1_39_1","doi-asserted-by":"publisher","DOI":"10.1145\/2678373.2665678"},{"key":"e_1_3_2_1_40_1","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2012.6176626"},{"key":"e_1_3_2_1_41_1","doi-asserted-by":"publisher","DOI":"10.1109\/FPL57034.2022.00063"},{"key":"e_1_3_2_1_42_1","unstructured":"Siemens EDA. 2024. ModelSim. Retrieved from https:\/\/eda.sw.siemens.com\/en-US\/ic\/modelsim\/."},{"key":"e_1_3_2_1_43_1","doi-asserted-by":"publisher","DOI":"10.1137\/0201010"},{"key":"e_1_3_2_1_44_1","volume-title":"Vivado High-Level Synthesis","author":"Xilinx Inc. 2018.","unstructured":"Xilinx Inc. 2018. Vivado High-Level Synthesis. Xilinx Inc. Retrieved from http:\/\/www.xilinx.com\/products\/design-tools\/vivado\/integration\/esl-design.html."},{"key":"e_1_3_2_1_45_1","volume-title":"Vivado Design Suite","author":"Xilinx Inc. 2020.","year":"2019","unstructured":"Xilinx Inc. 2020. Vivado Design Suite. Xilinx Inc. Retrieved from https:\/\/docs.xilinx.com\/v\/u\/2019.2-English\/ug901-vivado-synthesis."},{"key":"e_1_3_2_1_46_1","unstructured":"Xilinx Inc. 2023. Vitis HLS. Xilinx Inc. https:\/\/docs.xilinx.com\/r\/en-US\/ug1399-vitis-hls"},{"key":"e_1_3_2_1_47_1","doi-asserted-by":"publisher","unstructured":"Jiahui Xu. 2024. Research Artifact of CRUSH: A Credit-Based Approach for Functional Unit Sharing in Dynamically Scheduled HLS. https:\/\/doi.org\/10.5281\/zenodo.14017399","DOI":"10.5281\/zenodo.14017399"},{"key":"e_1_3_2_1_48_1","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD57390.2023.10323796"},{"key":"e_1_3_2_1_49_1","doi-asserted-by":"publisher","DOI":"10.1145\/3626202.3637570"},{"key":"e_1_3_2_1_50_1","doi-asserted-by":"publisher","DOI":"10.1145\/3543622.3573196"},{"key":"e_1_3_2_1_51_1","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.2013.6691121"}],"event":{"name":"ASPLOS '25: 30th ACM International Conference on Architectural Support for Programming Languages and Operating Systems","location":"Rotterdam Netherlands","acronym":"ASPLOS '25","sponsor":["SIGPLAN ACM Special Interest Group on Programming Languages","SIGOPS ACM Special Interest Group on Operating Systems","SIGARCH ACM Special Interest Group on Computer Architecture"]},"container-title":["Proceedings of the 30th ACM International Conference on Architectural Support for Programming Languages and Operating Systems, Volume 1"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3669940.3707273","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/3669940.3707273","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,8,21]],"date-time":"2025-08-21T14:48:00Z","timestamp":1755787680000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3669940.3707273"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2025,3,30]]},"references-count":51,"alternative-id":["10.1145\/3669940.3707273","10.1145\/3669940"],"URL":"https:\/\/doi.org\/10.1145\/3669940.3707273","relation":{},"subject":[],"published":{"date-parts":[[2025,3,30]]},"assertion":[{"value":"2025-03-30","order":3,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}